Modicon Compact 984 Ladder Logic Manual

043503387

Modicon Compact 984 Ladder Logic Manual

043503387

April, 1993

MODICON, Inc., Industrial Automation Systems One High Street North Andover, Massachusetts 01845

Preface

The data and illustrations in this book are not binding. We reserve the right to modify our products in line with our policy of continuous product improvement. Information in this document is subject to change without notice and should not be construed as a commitment by Modicon, Industrial Automation Systems. Modicon, Inc. assumes no responsibility for any errors that may appear in this document.

No part of this document may be reproduced in any form or by any means, electronic or mechanical, without the express written permission of Modicon, Inc., Industrial Automation Systems. All rights reserved.

Modbus is a trademark of Modicon, Inc.

MODSOFT® Lite is a registered trademark of Modicon, Inc.

Copyright© 1993 by Modicon, Inc. All rights reserved.

GM-A120-LDR Preface iii

Contents

Chapter 1 Compact Controllers	1
The Compact Controllers	2
Common 984 Architecture	2
Ladder Logic Programming	3
A120 I/O Support	3
Power Supplies	3
Auxiliary Memory Upload-Download Capabilities	3
Relocating Logic from One 984 to Another	4
Relocating 984 Logic	4
Compact CPU and User Memory Choices	5
User Memory	5
Reference Numbering	5
Logic Elements and Instructions	7
Oboutes O Modbus Dive	
Chapter 2 Modbus Plus	11
Modbus Plus Capability for the Compact-984 Controller	12
Modbus Plus Token Rotation	12
How the 984-145 Initiates Modbus Plus Transactions	13
Modbus Plus Node Addressing	14
Bridge Mode Between Modbus and Modbus Plus	16
The Standard Modbus Setting	16
The Modbus Plus Bridge Mode Setting	16
Addressing Ranges on Modbus Plus	17
Modbus Plus Address Routing Schemes	18
Destination Device Requirements	18
Direct, Explicit, and Implicit Attaches	20
Modbus Plus Communication Paths	21
Four Types of Communication Paths	21
Chapter 3 Essentials of Ladder Logic	
Programming	23
Segments and Networks	24
GM-A120-LDR	Contents

Ladder Logic Segments	24
Ladder Logic Networks	24
Placing Relay Logic and Instructions in a Network	24
How Ladder Logic Is Solved	25
Relay Logic Elements	26
Relay Contacts	26
Normal and Memory-retentive Coils	27
Vertical and Horizontal Shorts	27
Application Example:	
A Motor Start/Stop Circuit	29
· · · · · · · · · · · · · · · ·	
Chapter 4 Counters and Timers	31
Counter Instructions	32
Timer Instructions	33
Application Example: Logic for a Real-time Clock	34
Chapter 5 Basic Math Instructions	35
Integer Math Instructions	36
Application Example: Fahrenheit-to-Centigrade Conversion	38
Chapter 6 Data Management Instructions	39
Moving Register and Table Data	40
Building a FIFO Stack	42
Searching a Table	44
Moving a Block of Data	45
Chapter 7 Data Manipulation Instructions	47
Boolean Logic Instructions	48
An Application Example: Simple Table Averaging	51
	52
Bit Complementing in a Data Matrix	
Bit Comparison in a Data Matrix	53
Sensing and Manipulating Bits in a Data Matrix	54
Chapter 8 The MSTR Instruction	57
Overview	58
MSTR Function Error Codes	60
Read and Write MSTR Functions	61
Get Local Statistics	62
Clear Local Statistics	62
Write Global Data	63
Read Global Data	63
	64
Get Remote Statistics	04

vi Contents GM-A120-LDR PRE

Clear Remote Statistics Read Peer Cop Communication Health Network Statistics	64 65 67
Chapter 9 Other Standard Instructions	71
Skipping Networks	72
Checking Compact Health Status	73
The Subroutine Instructions	77
Sweep Instructions	79
Chapter 10 Enhanced Instructions	81
BlockeTable Move Instructions	82
The Checksum Instruction	83
The Proportional-Integral-Derivative Instruction	84
Extended Math Instructions	89

GM-A120-LDR Contents VII

Chapter 1 Compact Controllers

- □ The Compact Controllers
- □ Relocating Logic from One 984 to Another
- □ Compact CPU and User Memory Choices
- Logic Elements and Instructions

The Compact Controllers


Modicon's Compact Programmable Logic Controllers bring the high performance, application flexibility, and programming compatibility of the 984 family to the small controller market. Like other controllers in the 984 family, the Compacts implement a common instruction set for developing user logic, along with Modbus and optional Modbus Plus communication capabilities.

Common 984 Architecture

The Compact Controllers share the following processing architecture with all other controllers in the 984 family:

A memory section that stores user logic, I/O tables, and system overhead in battery-backed CMOS RAM and holds the system's Executive firmware in nonvolatile EPROM

- A CPU section that solves the user logic program based on the current input values in state RAM, then updates the output values in state RAM
- An I/O processing section that directs the flow of signals from input modules to state RAM and provides a path over which output signals from the CPU's logic solve are sent to the output modules
- A communications section that provides one or more port interfaces. These interfaces allow the controller to communicate with programming panels, host computers, hand-held diagnostic tools and other master devices, as well as with additional controllers and other nodes on a Modbus (or Modbus Plus) network



2 Compact Controllers GM-A120-LDR PRE

This architectural consistency allows the Compact Controllers to achieve machine compatibility with the other controllers in the family. This means that user logic created on a midrange or high performance controller—such as a 984-685 or a 984B Controller—can be relocated to a Compact if the specifications of the Compact are not exceeded. Also, user logic you generate for the small controller is upwardly compatible to a larger 984. It also means that a Compact can be easily integrated into a multi-controller network.

Ladder Logic Programming

All 984 Controllers can be programmed via ladder logic, a powerful and highly graphical language for control operations. A database of standard ladder logic instructions is stored in the system Executive.

A120 I/O Support

The Compact Controllers work with Modicon's low-cost series of A120 I/O modules. A120 modules are available in various densities of discrete I/O points and various numbers of analog I/O channels. For detailed descriptions of available A120 modules, see the *A120 Series I/O Modules User Guide* (GM-A984-IOS).

Each module uses a standardized pair of screw-type terminal blocks that facilitate easy access and easy field wiring. Because the terminal blocks are standardized and removeable, they allow you to make module changes without disturbing connections.

A tool (AS-0TBP-000) to facilitate the removal of terminal blocks is shipped with the Compact.

Power Supplies

The Compact Controllers have a built-in 5 VDC power supply that provides up to 2.5 A across the I/O bus to all I/O modules in the system.

An external 24 VDC source (-15% to +20% range, 1 A minimum) must be connected to the Compact to power the system. If you are operating in an all-AC environment, you can use the AS-P120-000 Power Supply to convert AC source power to 24 VDC.

Some A120 I/O modules require an external 24 VDC supply, and others require an external 115 or 230 VAC supply.

Auxiliary Memory Upload-Download Capabilities

All Compact Controllers contain an auxiliary memory socket for a credit card-sized EEPROM card. You can write the current system configuration and user logic program to an EEPROM card while the controller is stopped and read the data back to the controller from the EEPROM card as part of the power-up sequence. This utility allows you to record, store, and reload applications using an easily accessible medium.

Relocating Logic from One 984 to Another

The only constraints on logic relocation are that the program in the source controller must generate logic that implements only instructions acceptable to the target controller, and that the size of the source logic program must not exceed the memory limits of the target controller.

Relocating 984 Logic

Ladder logic from one 984 controller can be easily downloaded to another 984 using your panel software—e.g., MODSOFT Lite. First you upload the source program to your programming panel by selecting PLC on the main menu, then selecting Transfer from the top level menu line.

The select PLC to File command from the pulldown menu saves the contents of the target controller in a file. The File to PLC command from the pulldown loads the contents of the file to a target controller.



4 Compact Controllers GM-A120-LDR PRE

Compact CPU and User Memory Choices

Several Compact models are currently available with different user memory sizes and various comm port offerings:

- ☐ The 984-120 CPU with 1.5K words of user memory and one Modbus communication port
- The 984-130 CPU with 4K words of user memory and one Modbus communication port
- The 984-131 CPU with 4K words of user memory and two Modbus communication ports
- The 984-141 CPU with 8K words of user memory and two Modbus communication ports
- The 984-145 CPU with 8K words of user memory, one Modbus port, and one Modbus Plus network interface

User Memory

User memory is the amount of memory space (one word comprises 16 bits) provided for your user logic program and for the system overhead. Approximately 1K of user memory is used for system overhead, and the remaining words are available for application logic.

An additional 2048 (16-bit) words are provided for *state RAM*—up to 1920 words can be used for register/analog inputs, outputs, and internal data storage while the remainder is dedicated to discrete I/O. Up to 2048 bits can be used for discrete inputs, outputs, and internal coils.

All Compact models provide up to 256 points of I/O under local control.

All Compact models solve logic at the rate of 4.25 ... 6 ms/K nodes of standard ladder logic.

Reference Numbering

For ladder logic programming, the Compact Controllers use a reference numbering system to handle input/output information and internal logic. Each reference number has a leading digit that identifies the I/O data type; the leading digit is followed by a string of four digits that defines that I/O point's unique location in user data memory.


There are four reference types:

I/O Reference Numbering System						
Reference Number	Description					
0 <i>xxxx</i>	A discrete output (or coil). A 0x reference can be used to drive real output data through an output unit in the control system or it can be used to set one or more coils in state RAM. A specific 0x reference may be used only once as a coil in a logic program, but tha coil status may be used multiple times to drive contacts in the program					
1 <i>xxxx</i>	A discrete input. The ON/OFF status of a 1x reference is controlled by field data sent to the CPU from an input unit. It can be used to drive contacts in a logic program					
3 <i>xxxx</i>	An input register. A 3x register holds information represented by A 16-bit number and received from an external source—e.g., a thumbwheel, an analog signal, data from a high speed counter. A 3x register can also hold 16 consecutive discrete input signals, which may be entered into the register in binary or binary coded decimal (BCD) format.					
4xxxx	An output or holding register. A 4x register may be used to store numerical data (binary or decimal) in state RAM or to send the data from the CPU to an output unit in the control system.					

Note:The x following the leading character in each reference type represents a four-digit address location in user data memory—e.g., the reference 40201 indicates that the reference is a 16-bit output or holding register located at address 201 in state RAM.

5

Each word in user memory is 16 bits long. The (ON/OFF) state of each discrete I/O point is represented by the 1 or 0 value assigned to an individual bit in a word (16 0x or 1x references per word).



Discrete outputs are traffic copped to 0x registers in a similar way

In the case of analog I/O, each input channel and each output channel is traffic copped to a full word in user data memory (3x registers for inputs and 4x registers for outputs).

6

Compact Controllers GM-A120-LDR PRE

Logic Elements and Instructions

Standard Ladder Logic Programming Elements							
Symbol Meaning							
- -	A normally open contact						
- \ -	A normally closed contact						
- 1 -	- ↑ - A positive transitional contact						
- ↓ -	A negative transitional contact						
-()-	A normal coil						
- (L) -	A latched coil						

Compact Instruction Set							
Counter and Timer Instructions (Two-Node Functions)							
Instruction	Meaning						
UCTR	Counts up from 0 to a preset value						
DCTR	Counts down from a preset value to 0						
T1.0	Timer that measures in seconds						
T0.1	Timer that measures in tenths of a second						
T.01	Timer that measures in hundredths of a second						
Calculation Instruc	ctions (Three-Node Functions)						
Instruction	Meaning						
ADD	Adds top node value to middle node value						
SUB	Subtracts middle node value from top node value						
MUL	Multiplies top node value by middle node value						
DIV	Divides top node value by middle node value						
DX Move Instruction	ns (Three-Node Functions)						
Instruction	Meaning						
R→T	Moves register values to a table						
T→R	Moves table values to a register						
т→т	Moves a specified set of values from one table to another table						
BLKM	Moves a specified block of data						
TBLK	Moves a block of data from a table to another specified block area						
BLKT	Moves a block of registers to specified locations in a table						
FIN	First-in operation to a queue						
FOUT	First-out operation from a queue						
SRCH	Performs a table search for a value						
STAT	Displays system status from locations in the controller's memory						

Compact Controllers 7

Compact Instruction Set (concluded)							
DX Matrix Instructio	DX Matrix Instructions (Three-Node Functions)						
Instruction	ion Meaning						
AND	Logically ANDs two matrices						
OR	Does logical inclusive OR of two matrices						
XOR	Does logical exclusive OR of two matrices						
COMP	Performs the logical complement of values in a matrix						
CMPR	Logically compares the values in two matrices						
MBIT	Logical bit modify						
SENS	Logical bit sense						
BROT	Logical bit rotate						
CKSM	Performs one of four possible checksum operations (This function is not available on the 984-145 Controller.)						
Skip-Node Instruction	on (One-Node Function)						
Instruction	Meaning						
SKP	Skips a specified number of networks in ladder logic						
Ladder Logic Subro	utine Instructions (One- and Two-Node Functions)						
Instruction	Meaning						
JSR	Jumps from scheduled logic scan to a ladder logic subroutine						
LAB	Labels the entry point of a ladder logic subroutine						
RET	Returns from the subroutine to scheduled logic						
PID Instruction (Thr	ee-Node Function)						
Instruction	Meaning						
PID2	Performs a specified proportional-integral-derivative function						
Enhanced Math (Th	ree-Node Function)						
Instruction	Meaning						
EMTH	Performs 38 math operations, including floating point math operations and extra integer math operations such as square root						
Modbus Plus Netwo	rking Instruction (Three-Node Function)						
Instruction	Meaning						
MSTR	Specifies a function from a menu of networking operations (This function is available only on the 984-145 Controller, which supports Modbus Plus communications.)						

The following chapters of this book provide more details on the usage of these standard ladder logic elements and instructions.

8

Compact Controllers GM-A120-LDR PRE

Loadable Instructions

The Compact Controllers also support various loadable instructions, including:

- □ EARS, a tool for developing an early alarm reporting system (see *Event Alarm Reporting System User Guide*, GM-EARS-001)
- EUCA, an engineering unit conversion algorithm (see EUCA Loadable Function Block User Guide, GM-EUCA-001)
- FNxx, user-designed loadable instructions created with our custom loadable tool (see *Custom Loadable Support Software Programming Manual*, GM-CLSS-001)
- □ DRUM and ICMP, which can be used to create control logic for tenor drum sequencing applications (see *Drum Sequencer Demo S/W User Guide*, GI-0984-SAS)
- □ HLTH, which creates history and status matrices that can be programmed to alert a user to changes in a PLC system (see *Health Loadable User Guide*, GM-HLTH-001)

Chapter 2 Modbus Plus


- □ Modbus Plus Capability for the Compact-984 Controller
- Modbus Plus Node Addressing
- □ Bridge Mode Between Modbus and Modbus Plus
- □ Modbus Plus Address Routing Schemes
- □ Direct, Explicit, and Implicit Attaches
- Modbus Plus Communication Paths

GM-A120-LDR Modbus Plus 11


Modbus Plus Capability for the Compact-984 Controller

Modbus Plus is a local area network designed for industrial control applications. It enables the 984-145 Controller to become a node on the network and to communicate with other 984 controllers, host computers, and special bridge and

multiplexer devices. A network may comprise one or more communication sections—one section may support up to 32 *nodes*. Up to 64 nodes may exist on a network.



Multiple Modbus Plus networks may be interconnected using a BP85 Bridge Plus device.



Each node within a network must have a unique address number in the range 1 ... 64. The node address of a 984 chassis mount controller is specified using a set of DIP switches provided on the top front of the 984-145 module.

Modbus Plus uses a proprietary protocol that delivers high performance intercommunication capabilities at a data transfer rate of 1 Mbit/s. The network medium is twisted-pair shielded cable, laid out in a sequential multidrop path directly between successive nodes. Taps and splitters are not used.

Modbus Plus Token Rotation

Each node on a Modbus Plus network functions as a peer on a logical ring, gaining access to the network upon receipt of a token frame. The token is a bit grouping that is passed in a rotating address sequence from one node to the next. While an individual node holds the token, it may initiate data read/write and statistical transactions with other nodes; when the node passes its token, it may write to a global database that is maintained by all nodes on the network. Use of this global database allows rapid

12 Modbus Plus GM-A120-LDR PRF

updating of alarms, setpoints, and other data.

How the 984-145 Initiates Modbus Plus Transactions

A 984-145 (or any programmable controller with Modbus Plus capability) may initiate network communication using a ladder logic function called MSTR. MSTR allows you to specify the type of communications transaction you want to carry out and to define the routing path over which you wish the transaction to take place.

The MSTR block is part of the standard 984-145 instruction set, contained in the system executive.

Note In order to thoroughly understand Modbus Plus theory of operations, to be able to plan the layout of the total network, and to meet all the requirements of the network cable installation, refer to *Modicon Modbus Plus Network Planning and Installation Guide* (GM-MBPL-001).


For a full description of the MSTR function block, see Chapter 8 of this book.

GM-A120-LDR Modbus Plus 13

Modbus Plus Node Addressing

Each node on a Modbus Plus network must be assigned a unique address in the range 1 ... 64 using switches 1 ... 6

on the addressing DIP switch on the top front of the 984-145 bezel.



Location of the Modbus Plus Addressing Switches

14 Modbus Plus GM-A120-LDR PRE

Modbus Plus Node Address Settings for the 984-145 Controller

Address	1	2	Swi	tch I	osii 5	tion 6	7	8	Address	1	2	Swi	tch F 4	Posit 5	ion 6	7	8
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 32 32 33 31 32 32 33 33 34 34 34 35 36 36 37 37 38 38 38 38 38 38 38 38 38 38 38 38 38	RLRLRLRLRLRLRLRLRLRLRLRLRLRL	RRLLRRLLRRLLRRLLRRLLRRLLRRLL	RRRRLLLLRRRRLLLLRRRRLLLLRRRRRLLLL			***************************************			33 34 35 36 37 38 39 40 41 42 44 45 46 47 48 49 51 52 53 54 55 57 58 60 61 62 63 64	RLRLRLRLRLRLRLRLRLRLRLRLRLRL	RRLLRRLLRRLLRRLLRRLLRRLLRRLL	RRRRLLLLRRRRLLLLRRRRLLLLRRRRRLLLL	RRRRRRRLLLLLLLRRRRRRRRLLLLLLLL				

GM-A120-LDR Modbus Plus 15

Bridge Mode Between Modbus and Modbus Plus

The standard Modbus port on the 984-145 Controller can be used in either of two ways: as a slave port to a Modbus master device or as a *bridge* between a Modbus master device and the Modbus Plus network nodes. Make this selection by setting the comm parameter slide switch (the bottom slide switch) on the 984-145 Controller.

The Standard Modbus Setting

If you want the standard Modbus mode, set the switch to the **mem** (\(\psi\)) position. You must set the desired Modbus port parameters in software—using the configurator editor.

The Modbus Plus Bridge Mode Setting

Bridge mode allows you to access nodes on a Modbus Plus network from a Modbus master device (connected to the standard Modbus port). To set the Modbus Plus bridge mode, set the slide switch to **default** position—the controller's bridge mode is automatically enabled.

The Modbus port parameters are set to 9600 baud, RTU mode (8 data bits and 1 stop bit), and EVEN parity, the same

default conditions as the -120 and -130 Controllers. *Unique to the 984-145, however, is the default port address*. Instead of defaulting to Modbus port address 1, it defaults to the Modbus Plus port address set by the DIP switch at the top of the 984-145 Controller.

When a Modbus master device is connected to the Modbus port while the 984-145 is in bridge mode, the master device can be attached to the local controller or to any other node on Modbus Plus. When you attach to the local controller, messages from the Modbus master are sent directly to the local 984-145 without being routed over a Modbus Plus communication path. When you attach to any other node on the network, the message is routed through the Modbus Plus port to the destination device.

When you are connecting a Modbus master device to a node on Modbus Plus, always use the desired node's Modbus Plus address. If you are attaching to the local 984-145 in bridge mode, the master automatically attaches to the Modbus Plus node address set by the DIP switches on the local controller; however, if you want to attach to any other Modbus Plus node, the Modbus master device must specify that node by Modbus Plus address.

16 Modbus Plus GM-A120-LDR PRE



Caution If you are accustomed to using Modbus master devices (such as programming panels) with Modicon programmable controllers in unnetworked environments, you may be used to attaching to the local controller by addressing it as device #1—the default device address in the configurator editor. Be aware that in a Modbus Plus network environment you must know the Modbus Plus address of the controller (or any other nodal device) with which you want to communicate and you must specify that address correctly in the attach procedure.

If you want to attach to a node on Modbus Plus but do not know its network address, get this information from your network supervisor before proceeding.

Note When a Modbus port is used in bridge mode, it must be connected to a single Modbus master device—the bridge cannot be used as a connection for a Modbus device network.

Addressing Ranges on Modbus Plus

A single Modbus Plus network can have up to 64 addressable nodes, each with a unique address in the range 1 ... 64). The Modbus master device connected to the Modbus port can attach to any one of these nodes using *direct attach address* routing, simply by specifying the correct address in the range 1 ... 64.

Multiple networks can be joined via BP85 Bridge Plus devices, and nodes across multiple networks can be addressed. In cases such as this, you will require an addressing capability outside the 1 ... 64 range. Two address routing strategies—explicit and implicit attach address routing—are available in Modbus Plus. These routing techniques are described in the following sections.



GM-A120-LDR Modbus Plus 17

Modbus Plus Address Routing Schemes

Modbus devices use addresses of one byte in the range 1 ... 255. Modbus Plus devices are addressed in the range 1 ... 64, with five consecutive routing bytes contained in each message. When a Modbus message is received at the Modbus port on the 984-145 Controller, the single-byte address contained in the message is converted into a five-byte routing path for Modbus Plus. The five bytes of routing are imbedded in a Modbus Plus message frame as it is sent from the originating node.

Destination Device Requirements

The structure of the Modbus Plus routing address is determined by the type of device at the destination node:

- If you are initiating a transaction with another 984 controller, the last (rightmost) nonzero byte in the routing scheme is the destination node address
- ☐ If you are initiating a transaction with a network adapter in a non-controller node—e.g., an SA85—the next to the last nonzero byte is the destination node address, and the last nonzero byte is the task # (range: 1 ... 8)
- If you are initiating a transaction with a single slave on a Bridge MUX port, the next to the last nonzero byte is the Bridge MUX node address, and

the last nonzero byte is the desired MUX port # (range: 1 ... 4)

If you are initiating a transaction with a slave device on a Modbus network connected to a Bridge MUX, the second from the last nonzero byte is the node address of the MUX, the next to the last nonzero byte is the desired MUX port # (range: 1 ... 4), and the last nonzero byte is the desired Modbus slave address (range: 1 ... 247)

Any leading nonzero bytes ahead of the address bytes described above are Bridge Plus node addresses.


Assume, for example, that your routing path is to a controller two networks removed from the originating 984. The message is routed first to a BP85 Bridge Plus at node address 25. The bridge forwards the message to node 20, a BP85 Bridge Plus device on the second network. Node 20 forwards the message to the destination controller node address 12 on the third network. The zero-content bytes in the fourth and fifth routing bytes specify that no further routing is required beyond the third byte:



Note The routing address scheme must be developed as part of an overall network planning process—for details, see *Modbus Plus Network*Planning and Installation

Guide (GM-MBPL-001).

18 Modbus Plus GM-A120-LDR PRE




A Message Frame Routing Path

GM-A120-LDR Modbus Plus 19

Direct, Explicit, and Implicit Attaches

The manner in which Modbus Plus converts a Modbus message using bridge mode is determined by the range of the Modbus address (1 ... 255):



Modbus-to-Modbus Plus Address Conversion

If the address range in the Modbus message is between 1 ... 64, the message is routed to the corresponding Modbus Plus node address on the local network. This routing procedure is called *direct attach address*. Direct attach address routing implies that a nonzero value exists in only routing address 1 in the Modbus Plus message frame; it does not allow you to send the incoming Modbus message beyond the local network.

If the address range in the Modbus message is between 70 ... 79, the controller initiates an *explicit attach address* procedure which compares the Modbus address to an address table stored in the controller. Up to 10 addresses in the range 70 ... 79 become pointers to the table, which contains up to 10 stored routing paths for Modbus Plus.

(This table starts with the register that immediately follows the register selected for the free-running timer in the controller.)

Each routing path is five bytes in length. The routing path pointed to by each address is applied to the corresponding message.

Explicit attach address routing implies that nonzero values may exist in any or all routing addresses in the Modbus Plus message frame; it allows you to send incoming Modbus messages through as many as four BP85 Bridge Plus devices across as many as five Modbus Plus networks.

If the address range in the Modbus message is between 80 ... 255, the controller initiates an *implicit attach address* procedure which divides the address by 10 and uses the quotient and remainder as the first and second bytes, respectively, in a routing path. Implicit attach address routing implies that there may be nonzero values in routing addresses 1 and 2 in the Modbus Plus message frame; it allows you to send incoming Modbus messages through one BP85 Bridge Plus device across up to two Modbus Plus networks.

20 Modbus Plus GM-A120-LDR Page

Modbus Plus Communication Paths

With multiple devices processing messages asynchronously on a Modbus Plus network, it becomes possible for an individual device to have several concurrent transactions in process. The 984-145 Controller opens a communication path when a transaction begins, keeps it open during the transaction, and closes it when the transaction terminates. When the path is closed, it becomes available for another transaction.

Four Types of Communication Paths

A 984-145 Controller maintains four types of communication paths

- □ Data master paths—For read and write data or get and clear remote statistics operations originated by a MSTR block in the 984-145
 Controller going to a destination device on the network. A 984-145 supports up to five data master paths—paths DM01 ... DM04 for processing up to four concurrent MSTR blocks, and path DM05 that may be used for data master transactions via the Modbus port. Design your application to use a maximum of four MSTR data master paths at any one time.
- Data slave paths—For data reads and writes received over the network. The 984-145 supports up to four data slave (DS) paths handling up to four concurrent network transactions.

- Program master paths—For sending programming commands from the local controller to the Modbus Plus network. Program master paths can handle all Modbus commands—i.e., function codes. When a Modbus master is connected to the Modbus port on the 984-145, it may be used for either programming or monitoring functions. A 984-145 supports *one* program master (PM) path.
- Program slave paths—For accepting programming commands received over the network. A 984-145 supports one program slave (PS) path.

Both the originating and destination devices open paths and maintain them until the transaction completes. If the transaction passes through one or more Bridge Plus devices to access a destination across multiple networks, each bridge opens and maintains a path at each of its two network ports. Thus a logical path is maintained between the originating and destination devices until the transaction is finished.

All paths are independent of one another, and activity on one path does not affect the performance of the other paths.

GM-A120-LDR Modbus Plus 21

Chapter 3 Essentials of Ladder Logic Programming

- Segments and Networks
- Standard Ladder Logic Elements
- □ Application Example: A Motor Start/Stop Circuit
- Standard PLC Instructions
- □ Instructions Available on Select Compact Models

Segments and Networks

Ladder Logic Segments

All the ladder logic required to control your application is stored in a logic *segment* in user memory. If you are calling subroutines as part of your application, the subroutine logic must be placed in a separate segment.

The Compact Controllers allow you to configure up to 32 logic segments. The last segment is where all subroutine logic is stored. Subroutines logic is scanned only when it is called, either from the ladder logic or from an external event that triggers an interrupt.

Ladder Logic Networks

Each segment is composed of a group of contiguous *networks*. Each network is a small, clearly defined ladder diagram bounded on the left by a power


rail and on the right by a rail that, by convention, is not displayed. The ladder is seven rungs high by eleven columns wide.

The intersection of each rung and column in the network is called a node each network contains 77 nodes.

The number of networks in a segment is limited by the amount of *user program memory* available in the CPU and by the time it takes for the CPU to scan the ladder logic program.

Placing Relay Logic and Instructions in a Network

Each time you use an *relay logic element*—e.g., a contact, a coil, a horizontal short—in ladder logic, the element consumes one node in the logic network.



Ladder Logic Programming


GM-A120-LDR

An *instruction* in ladder logic may consume one, two, or three nodes in a network, depending on the instruction type. A counter instruction, for example, is a two-high nodal instruction—it consumes two contiguous nodes that must be one over the other. An ADD instruction, on the other hand, is a three-high nodal instruction consuming three contiguous nodes stacked over each other.

How Ladder Logic Is Solved

A Compact Controller scans the ladder logic program sequentially in the following order:

- Segment by segment
- Network 1 through network n sequentially within each segment
- Node by node within each network, starting in the upper left node of the ladder and moving top to bottom, then left to right



Relay Logic Elements


There are three general types of relay logic elements used in ladder logic programming—contacts, coils, and shorts.

Each relay logic element consumes one node in a ladder network.


Relay Contacts

Contacts are used to pass or inhibit power flow in a ladder logic program. Four kinds of contacts may be used:


The normally open (N.O.) contact, which passes power when its referenced coil or input is ON:




The normally closed (N.C.) contact, which passes power when its referenced coil or input is OFF:



The positive transitional contact, which passes power for only one scan as the contact or coil transitions from OFF to ON:



The negative transitional contact, which passes power for only one scan as the contact or coil transitions from ON to OFF:



The symbols used in ladder logic to represent contact types are shown in the table below.

Element	Symbol	Function	Memory Utilization
N.O. Contact	 	Passes power when its referenced coil or input is ON	Can be referenced to a logic coil in a 0x register or to a discrete input in a 1x register
N.C. Contact	1/	Passes power when its referenced coil or input is OFF	Can be referenced to a logic coil in a 0x register or to a discrete input in a 1x register
Positive Transitional Contact	⊣ ↑⊢	Passes power for one scan as the contact or coil transitions from OFF to ON	Can be referenced to a logic coil in a 0x register or to a discrete input in a 1x register
Negative Transitional Contact	 	Passes power for one scan as the contact or coil transitions from ON to OFF	Can be referenced to a logic coil in a 0x register or to a discrete input in a 1x register

PRE

Normal and Memory-retentive Coils

Element	Symbol	Function	Memory Utilization
Normal Coil	-()-	Turns OFF when power is removed	A discrete output value represented by a 0x reference number; may be used internally in the logic program or externally to a discrete output
Memory- retentive Coil	_ (M) _	Coil comes back in the same state when power is restored for one scan	A discrete output value represented by a 0x reference number; may be used internally in the logic program or externally to a discrete output

A coil is a discrete output value represented by a 0x reference bit. Because output values are updated in state RAM by the CPU, a coil may be used internally in the logic program or externally via the I/O map to a discrete output unit in the control system.

A coil is either ON or OFF, depending on power flow. When a coil is ON, it either passes power to a discrete output circuit or changes the state of the associated internal relay contact in state RAM.

There are two types of coils—normal coils and memory-retentive coils. When power is applied or restored to a normal coil, any value previously held by the coil is cleared prior to the first logic scan of the PLC. With a memory-retentive coil, the value previously held by the coil is retained for one scan, then the logic takes control.

Displaying Coils in a Network

A ladder network can contain a maximum of seven coils. No logic elements except coils are allowed in the eleventh column. If a coil appears on a rung in a column other than 11, no other logic element can be placed to the right of the coil on that rung.

Vertical and Horizontal Shorts

Shorts are simply straight-line connections between instruction blocks and/or contacts in a ladder logic network.

A vertical short connects contacts or instruction blocks one above the other in a network column. Vertical shorts can also be used to connect inputs or outputs to create either/or conditions such as the one illustrated on the following page. When two contacts are connected by a vertical short, power is passed when one or both contact(s) receive power. A vertical short does not consume any user memory.


Horizontal shorts are used to expand a rung in a ladder logic network without breaking the power flow. Each horizontal short used in a program consumes one word of user logic memory.


On the following page are two examples of how horizontal and vertical shorts can be used together with relay contacts to create ladder logic.

The first example is a simple either/or condition—the top rung of ladder contains two N.O. contacts (10001 and 10002), and the lower rung contains a single contact (10003) followed by a horizontal short. A vertical short connects the two rungs after the second column. Power can pass through the network to energize coil 00001 when either contacts 10001 and 10002 are energized or when contact 10003 is energized.

The second example shows an Exclusive-OR circuit built with similar contacts and shorts. This circuit can be used to prevent coil 00001 from energizing when two conditions, represented by contact 10001 and contact 10002, are activated simultaneously.

In both examples, the vertical shorts, which do not consume any user program memory, are treated as part of the node in which contact 10002 is programmed.






GM-A120-LDR

PRE

Ladder Logic Programming

28

Application Example: A Motor Start/Stop Circuit




Above is an example of a standard across-the-line electrical diagram for a pushbutton-activated motor start/stop circuit.

Pushing the *motor start* pb energizes motor control relay R1 and closes contact C2 to start motor M1. The auxiliary contacts on motor control relay C1 also close, allowing the motor start/stop circuit to be latched ON. Two things can cause relay R1 to drop out:

- ☐ An overload (OL1) on motor M1
- ☐ The motor stop pb is pushed

Now let's look at an implementation of the same circuit using contacts, coils, and shorts in a ladder logic network. We see in the illustration below that the sequence of operation remains essentially the same when the motor start/stop circuit is designed for the controller. The big difference is that all the I/O points are wired directly to input/output modules contained in the programmable control system, and the actual control is programmed in ladder logic.

The ladder logic implementation allows greater flexibility of control and decreased development time, since all the hard-wiring between points of control is done electronically.



Chapter 4 Counters and Timers

- Counter Instructions
- □ Timer Instructions
- □ Application Example: Logic for a Real-time Clock

Counter Instructions


Two counter instructions are provided. The up-counter (UCTR) counts up from 0 to a preset value, and the down-

counter (DCTR) counts down from a preset value to 0. Both are two-high nodal instructions.

Instruction	Structure	Inputs (I)	Nodes	Outputs	Function			
Up-counter	3x, 4x, or K*	Top: ON initiates counter	Top: counter preset	Top: count = preset	Counts up from 0 to a preset value			
	UCTR O	Bottom: 0 = reset 1 = enabled	Bottom: accumulated count	Bottom: count < preset				
Down-counter	3x, 4x, or K* O	Top: ON initiates counter	Top: counter preset	Top: count = 0	Counts down from a preset value to 0			
	$\begin{array}{c c} & \textbf{DCTR} \\ 4x & & \end{array}$	Bottom: 0 = reset 1 = enabled	Bottom: accumulated count	Bottom: count > preset				
*K is an integer	*K is an integer constant in the range 1 999.							

A Simple Up-counter Example

When contact 10027 is energized, the top input to UCTR receives power; since contact 00077 also passes power, the instruction is enabled. Each time contact 10027 transitions from OFF to ON, the accumulated count increments by 1. When the value reaches 100, the top output passes power—coil 00077 is energized, and coil 00055 is de-energized. Contact 00077 opens when coil 00077 is energized, and the accumulated count is reset to 0 on the next scan. On the next scan, coil 00077 is de-energized; contact 00077 closes and the UCTR is enabled.



32 Counters and Timers GM-A120-LDR PRE

Timer Instructions


The three timer instructions can be used to time events or create delays in

an application. They are two-high nodal instructions.

Instruction	Structure	Inputs (I)	Nodes	Outputs	Function		
One-second timer	3x, 4x, or K*	Top: ON when bot- tom input = 1	Top: timer preset	Top: time = preset	Timer increments at intervals of one second		
	$\begin{array}{c c} & T1.0 \\ & 4x \end{array} - O$	Bottom: 0 = reset 1 = enabled	Bottom: accumulated time	Bottom: time < preset			
Tenth-of-a second timer	3x, 4x, or K*	Top: ON when bot- tom input = 1	Top: timer preset	Top: time = preset	Timer increments		
	T0.1 O	Bottom: 0 = reset 1 = enabled	Bottom: accumulated time	Bottom: time < preset			
Hundredth-of a-second timer	$\begin{array}{c c} & 3x, 4x, \text{ or } \\ \hline K^* & \end{array} \begin{array}{c} O \end{array}$	Top: ON when bot- tom input = 1	Top: timer preset	Top: time = preset	Timer increments at intervals of 0.01 s		
	T.01 O	Bottom: 0 = reset 1 = enabled	Bottom: accumulated time	Bottom: time < preset			
*K is an integer constant in the range 1 999.							


A One-second Timer Example

When contact 10002 is closed—i.e., the timer is enabled—the value contained in register 40040 is 0. Coil 00108 is ON and 00107 is OFF. When contact 10001 is closed, the count accumulates in register 40040 at one-second intervals until 5 is reached; coil 00107 goes ON and 00108 goes OFF. When contact 10002 is opened, the value in register 40040 is reset to 0, coil 00107 goes OFF, and 00108 goes ON.



Counters and Timers 33

Application Example: Logic for a Real-time Clock



This example shows the ladder logic for a real-time clock with one-second accuracy. The T1.0 instruction is programmed to pass power at 1 min intervals. When logic solving begins, coil 00001 is OFF, and both the top and bottom inputs of the timer instruction receive power.

Register 40053 in the bottom node of the T1.0 instruction starts incrementing time in seconds. After 60 increments, the top output passes power to energize coil 00001 and opens N.C. contact 00001 to reset register 40053 to 0. N.C. contact 00001 closes and passes power to the count input of the first UCTR. The accumulated count value in register 40052 increments by 1, indicating that one minute has passed.

Because the accumulated time count in T1.0 no longer equals the timer preset, coil 00001 loses power, N.C. contact 00001 closes, and the timer begins to re-accumulate time in seconds and continues to increment the first UCTR. When the accumulated count in register 40052 of the first UCTR instruction increments to 60, the top output passes power and energizes coil 00002.

N.C. contact 00002 opens, and the value in register 40052 resets to 0. N.C. contact 00002 closes, and the accumulated count in register 40051 of the second UCTR instruction increments by 1. This indicates that an hour has passed.

The time of day can be read in registers 40051 (indicating the hour count), 40052 (indicating the minute count), and 40053 (indicating the second count).

34 Counters and Timers GM-A120-LDR PRE

Chapter 5 Basic Math Instructions

□ Integer Math Instructions

□ Application Example: Fahrenheit-to-Centigrade Conversion

GM-A120-LDR Basic Math Instructions 35

Integer Math Instructions

Standard addition, subtraction, multiplication, and division instructions are provided for calculating integer math operations. Each of the four instructions is a three-high nodal instruction.

Instruction	Structure	Inputs (I)	Nodes	Outputs	Function
	3x, 4x, or K*	Top: ON enables a (val 1) + (val 2) operation	<i>Top:</i> value 1	(O) <i>Top:</i> sum > 9999	Adds the values in the top and middle nodes, then stores the result
Integer Addition	3x, 4x, or K*		<i>Middle:</i> value 2		in a 4x register in the bottom node
	ADD 4x		Bottom: sum		
Absolute (no	$\begin{array}{c c} & 3x, 4x, \text{ or } \\ \hline & K^* \end{array} - \begin{array}{c} O \end{array}$	Top: ON enables a (val 1) - (val 2) operation	<i>Top:</i> value 1	<i>Top:</i> val 1 > val 2	Subtracts the middle node value from the top node value and stores the difference
signs in the values) Integer Subtraction	3x, 4x, or K*	·	<i>Middle:</i> value 2	<i>Middle:</i> val 1 = val 2	in a 4x register in the bottom node
	SUB O		Bottom: difference	<i>Bottom:</i> val 1 < val 2	
	$\begin{bmatrix} 3x, 4x, \text{ or } \\ K^* \end{bmatrix} = 0$	Top: ON enables a (val 1) x (val 2) operation	<i>Top:</i> value 1	Top: echos the top input	Multiplies the values in the top and middle nodes, then stores the
Integer Multiplication	3x, 4x, or K*		<i>Middle:</i> value 2		product in two contig- uous 4x registers
	M UL 4 <i>x</i>		Bottom: product (high order digits)		
Integer	$\begin{bmatrix} 3x, 4x, \text{ or } \\ \text{K*} \end{bmatrix} - 0$	Top: ON enables a (val 1) / (val 2) operation	<i>Top:</i> value 1**	<i>Top:</i> division successful	Divides the top node value by the middle
Division with remainder	3x, 4x, or O	Middle: 0 = fractional remainder	<i>Middle:</i> value 2	Middle: if result > 9999 a value of 0 is	node value, then stores the result in the 4x register in the bottom node and the
	DIV — 0	1 = decimal remainder	Bottom: result (remainder in reg 4x + 1)	returned Bottom: value 2 = 0	remainder in register $4x + 1$

^{*}K is an integer constant in the range 1 ... 999.

36 Basic Math Instructions GM-A120-LDR PRE

^{**} If value 1 of the DIV instruction is stored 3x or 4x registers, then the register shown in the top node is the first of two contiguous registers. The high-order half of value 1 is stored in the displayed register (3x or 4x) and the low-order half of value 1 is stored in the next contiguous register (3x + 1 or 4x + 1).

The MUL and DIV blocks require that two contiguous registers be used in the bottom node. The first of the two registers is seen in the block, and the presence of the second register is implicit.


In the MUL instruction block, the highorder portion of the calculated product is stored in the first bottom-node register and the low-order portion of the product is stored in the second bottomnode register.

In the DIV instruction block, the quotient is stored in the first bottom-node register and the remainder is stored in the second bottom-node register. If you do not use a constant as the top-node value in a DIV instruction, then it the value must be placed in two contiguous 3x or 4x registers. The high-order half of the value is stored in the displayed register, and the low-order half of the value is stored in the implied register.

For example, if the top-node value is 105 and it were to be placed in two contiguous registers, 40025 and 40026, instead of being given as a constant, then register 40025 would contain all zeros and register 40026 would contain the value 105.

A DIV Example

Here is an example of a DIV operation where the top-node value, 105, is divided by the middle-node value, 25. The quotient (4) is stored in register 40271, and the remainder (5) is stored in register 40272.



When the middle input—contact 10002—is open, the remainder is expressed as a fraction (0005); when contact 10002 is closed, the remainder is expressed as a decimal (2000).

GM-A120-LDR Basic Math Instructions 37

Application Example: Fahrenheit-to-Centigrade Conversion

This example implements the formula


$$^{\circ}$$
C = ($^{\circ}$ F - 32) x $^{5}/_{9}$

When the top input to the SUB instruction block receives power, the value in the middle node, 32, is subtracted from the value stored in register 40007, some number of degrees Fahrenheit. The difference is placed in register 41201.

The top input to the MUL instruction block then receives power, regardless of whether the subtraction result is positive, negative, or 0. In the case where the subtraction result is negative, coil 00011 is energized to indicate a negative value.

The value in the top-node register of the MUL block—register 41201—is then multiplied by 5 and the product is placed in register 41202 and implicit register 41203.

The top node in the DIV instruction block is then energized, and the value in registers 41202 and 41203 is divided by 9. The quotient, which is the temperature conversion in degrees Centigrade, is stored in register 40001 (and the remainder in implicit register 40002).



Note: The vertical short to coil 00011 (indicating a negative value) must be placed to the left of the vertical shorts that link the three SUB block output.

38 Basic Math Instructions GM-A120-LDR PRE

Chapter 6 Data Management Instructions

- □ Moving Register and Table Data
- □ Building a FIFO Stack
- □ Searching a Table
- □ Moving a Block of Data

Moving Register and Table Data

Three standard instruction blocks are provided for moving the data stored in registers and in tables of registers:

□ A register-to-table (R→T) DX move

 \square A table-to-register (T \rightarrow R) DX move

 \square A table-to-table (T \rightarrow T) DX move


A Compact Controller can accommodate the transfer of one register per scan for each instruction in a ladder logic program.

Each is a three-high nodal instruction.

Instruction	Structure	Inputs (I)	Nodes	Outputs	Function
Register-to- table move	$\begin{vmatrix} -0x, 1x, * \\ 3x, \text{ or } 4x \end{vmatrix} = 0$ $\begin{vmatrix} -4x \\ K^{**} \end{vmatrix}$	Top: ON moves data and increments pointer Middle: ON freezes the pointer Bottom: ON resets the pointer to 0	Top: source register Middle: pointer to the target register (4x + 1) in the destination table Bottom: Table length*	Top: echos the top input Middle: pointer = table length	Copies a 16-bit pat- tern in a source regis- ter to a register in the destination table; the destination register is pointed to by the 4x register in the middle node
Table-to-register move	$\begin{vmatrix} & & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & \\ & & $	Top: ON moves data and increments pointer Middle: ON freezes the pointer Bottom: ON resets the pointer to 0	Top: source table Middle: pointer to the destination register (4x + 1) Bottom: Table length*	Top: echos the top input Middle: pointer = table length	Copies the bit pattern of a register in the source table to a destination register (register 4x + 1 in the middle node)
Table-to-table move	$\begin{vmatrix} -0x, 1x, * \\ 3x, \text{ or } 4x \end{vmatrix} - 0$ $\begin{vmatrix} -4x \\ T \rightarrow T \\ K^{**} \end{vmatrix}$	Top: ON moves data and increments pointer Middle: ON freezes the pointer Bottom: ON resets the pointer to 0	Top: source table Middle: pointer to the target register (4x + 1) in the destination table Bottom: Table length*	Top: echos the top input Middle: pointer = table length	Copies the bit pattern of a register in the source table to a register in the same position in a destination table; the destination register is pointed to by the 4x register in the middle node

f you use a 0x or 1x reference, it must be given as a multiple of 16 + 1 (1, 17, 33, etc.), and it implies the use of 16 discrete bits (1 ... 16, 17 ... 32, 33 ... 48, etc.).

^{**} K is an integer constant in the range 1 ... 255.



The ladder logic example shown above moves the value stored in register 30001 into a destination table of five holding registers, 40341 ... 40345. One 30001 register value is moved into one of the table registers in every scan.


The pointer to the destination table—register 40340—is specified in the middle node of the register-to-table instruction block, and the number of holding registers in the table, 5, is specified in the bottom node.

When contact 10001 transitions ON for the first time, the current contents of register 30001 are copied to register 40341, the first of five contiguous registers in the destination table. The first table in the destination register is always the next contiguous register after the pointer reference number given in the middle node of the instruction block. When this DX move takes place, the value in the pointer register increments from 0 to 1.

In the next scan of contact 10001, the contents of register 30001 are copied into register 40432, the second register in the destination table; the value in the pointer register increments from 1 to 2.

This process continues until the contents of register 30001 are copied into register 40345 in the table and the pointer value has incremented to 5. At this point, the middle output from the block passes power and energizes coil 00135.

No further register-to-table moves are possible while the value of the pointer equals the table length specified in the bottom node of the block.




If, after the second transition of contact 10001, contact 10002 were to become energized, the pointer value would be frozen-i.e., it could not be incremented or decremented—and subsequent transitions of contact 10001 would cause the current value in register 30001 to be copied to register 40343.

If contact 10003 is energized, the value of the pointer is reset to 0.

Building a FIFO Stack

Instruction	Structure	Inputs (I)	Nodes	Outputs	Function
First-in to a queue stack	$\begin{vmatrix} -0x, 1x, * \\ 3x, or 4x \end{vmatrix} = 0$ $\begin{vmatrix} 4x & -0 \\ FIN & -0 \\ K^{**} \end{vmatrix}$	Top: ON inserts a bit pattern in the top of the stack	Top: The source register in the stack Middle: pointer to the register in the stack where the source bits will be inserted	Top. (O) echos the top input Middle: stack is full Bottom:	Copies a 16-bit pat- tern into a register at the top of a stack; the table begins at regis- ter 4x + 1 of the middle node
			Bottom: stack length*	stack is empty	
F	- 4x - 0	Top: ON removes the bit pattern from the bottom	Top: pointer to the source register in the stack	Top: echos the top input	Moves the bit pattern in the bottom register of the stack to a des-
First-out of a queue stack	0x or 4x — O	of the stack	Middle: destination register where source bits will be moved	Middle: . stack is full	tination register out of the stack
	FOUT O		Bottom: stack length*	Bottom: stack is empty	

The two instructions above let you queue data into a first-in/first-out stack. The FIN instruction copies the bit pattern of a register or of 16 discretes into a register at the top of a table (or stack) of holding registers.




^{**} K is an integer constant in the range 1 ... 255.

The FOUT instruction moves the bit pattern down through the stack, then out of the stack and into a destination table.



Warning FOUT will override any disabled coils in a destination table without enabling them. If a coil has been disabled for repair or maintenance, there is the potential for injury, since that coil's state can change as a result of the FOUT operation.

When you are running a FIFO stack in ladder logic, the FOUT instruction should be executed in each scan before the FIN instruction so that the oldest data in the stack can be cleared to the destination table before the newest data is queued into the stack. If the FIN block is executed first, an attempt to enter data into a filled stack is ignored.




Searching a Table

The SRCH instruction allows you to search a table of registers for a specific bit pattern contained in one of the table

registers. SRCH is a three-high nodal instruction.

Instruction	Structure	Inputs (I)	Nodes	Outputs	Function
Table search	$\begin{vmatrix} -3x \text{ or } 4x \end{vmatrix} - 0$ $\begin{vmatrix} -4x \end{vmatrix} - 0$ $\begin{vmatrix} \text{SRCH} \\ \text{K*} \end{vmatrix}$	Top: ON initiates a search Middle: 0 = search from the beginning 1 = search from last match	Top: first register in the source table Middle: 4x pointer to the location in the table of the regis- ter holding the value searched for; the next reg- ister, 4x + 1, con- tains the value being searched for Bottom: Table length*	Top: echos the top input Middle: match found	Searches a table of registers for the bit pattern specified in the register immediately following the pointer in the middle node
* K is an intege	er constant in the range 1	255.			

An Example of a SRCH Operation



The source table to be searched is five registers long starting at holding register 40421, and the content of the table registers is as follows:

Source Ta Registers	Register Content	
40421	=	1111
40422	=	2222
40423	=	3333
40424	=	4444
40425	=	5555

The bit pattern to be searched for is 3333, which is the value that gets entered into register 40431 (the register

immediately following the pointer register in the middle node).

When contact 10001 transitions from OFF to ON, the logic searches the source table for the register that contains 3333. When that value is found (in register 40423), the pointer value in register 40430 is set to 3, indicating that the third register in the source table contains the searched-for value; coil 00142 is also energized for one scan.

Moving a Block of Data

The block move (BLKM) instruction copies the entire contents of a source table of registers to a destination table in one logic scan. BLKM is a three-high nodal instruction.



Warning BLKM will override any disabled coils in a destination table without enabling them. If a coil has been disabled for repair or maintenance, there is the potential for injury, since that coil's state can change as a result of the BLKM operation.

Instruction	Structure	Inputs (I)	Nodes	Outputs	Function	
Block move	$ \begin{vmatrix} - & 0x, 1x, * \\ 3x, or 4x \end{vmatrix} - O $ $ \begin{vmatrix} 0x** or \\ 4x \end{vmatrix} $ BLKM K***	Top: ON initiates a block move	Top: source table Middle: destination table Bottom: Table length*	Top: echos the top input	Copies the entire contents of one table to another table of outputs or holding registers	
* If you use a 0x or 1x reference, it must be given as a multiple of 16 + 1 (1, 17, 33, etc.), and it implies						

^{*} If you use a 0x or 1x reference, it must be given as a multiple of 16 + 1 (1, 17, 33, etc.), and it implies the use of 16 discrete bits (1 ... 16, 17 ... 32, 33 ... 48, etc.).

Application Example: A Recipe Loading Routine Using Block Moves


A ladder logic program can store a collection of specific process recipes, each in a unique storage table and loadable on demand to a working table where a generic process is being run. The recipes must be structured with similar types of information in corresponding registers—if heating temperature information is kept in the third register of one recipe, similar information should be kept in the third register of all the other recipes as well.

Specific recipes can be loaded to and removed from the generic process via BLKM instructions.

The logic example shown on the next page contains an eight-register working table (registers 40201 ... 40208) in which three different recipes can be run. Recipe selection is handled by three input switches, contacts 10101, 10102, and 10103.

^{**} If 0x references are used as the destination, they cannot be programmed as coils, only as contacts referencing those coil numbers

^{***} K is an integer constant in the range 1 ... 100.



To run process A, for example, turn contact 10101 ON and leave contacts 10102 and 10103 OFF. When input 10101 is energized, it passes power through N.C. contacts 10102 and 10103, and the first BLKM block moves the recipe for process A from registers 40101 ... 40108 to registers 40201 ... 40208.

Chapter 7 Data Manipulation Instructions

- □ Boolean Logic Instructions
- ☐ An Application Example: Simple Table Averaging
- □ Bit Complementing in a Data Matrix
- □ Bit Comparison in a Data Matrix
- □ Sensing and Manipulating Bits in a Data Matrix

Boolean Logic Instructions

Three instructions are available to perform ANDing, ORing, and XORing logic operations.




Warning These Boolean instructions will override any disabled coils in the destination matrix without enabling them. If a coil has been disabled for repair or maintenance, there is the potential for injury, since that coil's state can change as a result of the logic operation.

Instruction	Structure	Inputs (I)	Nodes	Outputs	Function
Boolean AND	0x, 1x, * 3x, or 4x 0x** or 4x AND K****	Top: Initiates a logical AND operation	Top: source matrix Middle: destination matrix Bottom: matrix length*	Top: echos the top input	ANDs the bits in the source matrix with the equivalently positioned bits in the destination matrix, then places the results in the destination matrix, overwiting the original bit pattern
Boolean OR	$ \begin{array}{c c} & 0x, 1x, * \\ \hline & 0x, 0 & 4x \\ \hline & 0x^{**} & 0 \\ \hline & 0R \\ & K^{****} \end{array} $	Top: Initiates a logical OR operation	Top: source matrix Middle: destination matrix Bottom: matrix length*	Top: echos the top input	ORs the bits in the source matrix with the equivalently positioned bits in the destination matrix, then places the results in the destination matrix, overwriting the original bit pattern
Boolean exclusive OR	$ \begin{array}{c c} & 0x, 1x, * \\ \hline & 0x, 0x + * \\ & 0x + * \\ \hline & 0x + * \\ & 0x + * \\ \hline & 0x + * \\ & 0x + * \\ \hline & 0x$	Top: Initiates a logical XOR operation	Top: source matrix Middle: destination matrix Bottom: matrix length*	Top: echos the top input	XORs the bits in the source matrix with the equivalently positioned bits in the destination matrix, then places the results in the destination matrix, overwriting the original bit pattern

^{*} If you use a 0x or 1x reference, it must be given as a multiple of 16 + 1 (1, 17, 33, etc.), and it implies the use of 16 discrete bits (1 ... 16, 17 ... 32, 33 ... 48, etc.).


^{**} If 0x references are used as the destination, they cannot be programmed as coils, only as contacts referencing those coil numbers

^{***} K is an integer constant in the range 1 ... 100




An AND instruction logically ANDs each bit in a source matrix with the corresponding bits in a destination matrix, then posts the results in the destination matrix—overwriting the previous bit pattern in the destination matrix.

For example, when contact 10001 passes power in the network below, the bit matrix comprising registers 40600 and 40601 are ANDed with the bit matrix comprising registers 40604 and 40605.



The result is then copied into registers 40604 and 40605, overwriting the previous bit pattern.




OR


Likewise, an OR instruction logically ORs the bits in a source matrix with the corresponding bits in a destination matrix, then overwrites the destination matrix with the results of the operation.




Note Outputs and coils cannot be turned OFF with the OR instruction.



For example, if we were to OR the same two matrixes as in the example shown above:



the result would be:




XOR

50


The exclusive OR instruction logically XORs the bits in a source matrix with


the corresponding bits in a destination matrix, then overwrites the destination matrix with the results of the operation.

For example, if we were to XOR the same two matrixes as in the example shown above:



the result would be:






Archiving the Original Destination Matrix Values

If you want to save the original bit pattern from the registers in the destination matrix, use the BLKM instruction to copy the information into another table before running the Boolean logic operation.

An Application Example: Simple Table Averaging



Here is an application routine that combines three integer math calculations with a data transfer and an XOR instruction. It calculates the average value of the 84 values stored in the table of registers 40101 ... 40184.

When contact 10006 closes, the top node in the table-to-register instruction receives power, initiating the data transfer. The value in the first register of the table is copied into the middle node of the first ADD instruction, and the table pointer value increments register 40203 in the middle node of both the table-toregister instruction and the DIV instruction. Because the top output from the table-to-register instruction passes power, the first ADD block receives power and adds the value in register 40204 to the value in register 40202 (which is initially 0); then the sum of this addition overwrites the previous value in register 40202.

The routine continues to run this way until all the values in the table of 84 registers have been added together. At this point, the pointer value in the middle node of the table-to-register instruction is 84, and the middle output


from that instruction passes power and enables the DIV instruction.

The values in registers 40201 (all 0s, representing the high-order portion of the sum of all the register values in the table) and 40202 (the low-order portion of the sum) are divided by 84. The result is placed in register 40301, and the remainder is placed in register 40302. (Because there is power to the middle input of the DIV instruction, the remainder is expressed as a decimal.) The result of the DIV operation is the average value of the current values stored in all 84 registers in the table.

When the top output from the DIV instruction passes power, the XOR instruction becomes empowered. It exclusively ORs the values in registers 40201 ... 40203 with themselves, clearing the matrix to 0s and indicating that the current table averaging operation is complete and that a new one should start.

Bit Complementing in a Data Matrix

The COMP instruction complements the bit pattern in a matrix-i.e., changes all the 0s to 1s and all the 1s to 0s-then copies the result in a second matrix. A matrix can be complemented in one scan.






Warning COMP will override any disabled coils in a destination matrix without enabling them. If a coil has been disabled for repair or maintenance, there is the potential for injury, since that coil's state can change as a result of the COMP operation.

Instruction	Structure	Inputs (I)	Nodes	Outputs	Function
Bit complement	$ \begin{array}{c c} & 0x, 1x, * \\ \hline & 0x, or 4x \\ \hline & 0x** or \\ & 4x \\ \hline & COMP \\ & K**** \end{array} $	Top: ON initiates the bit complement operation	Top: source matrix Middle: destination matrix Bottom: matrix length*	Top: echos the top input	Complements the bit values in the source matrix and places the results in the destination matrix
* If you use a 0x or 1x reference, it must be given as a multiple of 16 + 1 (1, 17, 33, etc.), and it implies the use of 16 discrete bits (1 16, 17 32, 33 48, etc.). ** If 0x references are used as the destination, they cannot be programmed as coils, only as contacts referencing those coil numbers					


*** K is an integer constant in the range 1 ... 100

A Bit Complement Example

The ladder logic below shows a COMP block with a source matrix composed of two registers-40250 and 40251-and a destination matrix composed of registers 40252 and 40253.



When contact 10001 passes power the block complements the bit values in the source register and places the results in the destination register.



All values stored in the destination register before the COMP instruction is enabled will be overwritten by the complemented source values as a result of the COMP operation.

Bit Comparison in a Data Matrix


The CMPR instruction compares the bit pattern in one register matrix with the bit pattern in another matrix. When a bit value in one matrix miscompares

with the correspondingly positioned bit value in the other matrix, a value indicating that matrix location is posted in the middle node.

Instruction	Structure	Inputs (I)	Nodes	Outputs	Function
Bit compare	$\begin{vmatrix} -0x, 1x, * \\ 3x, \text{ or } 4x \end{vmatrix} - 0$ $\begin{vmatrix} -4x \\ -0 \\ \text{CMPR} \\ \text{K**} \end{vmatrix} - 0$	Top: ON initiates the bit compare Middle: 0 = restart at last miscompare 1 = restart at the beginning	Top: matrix a Middle: posts the bit position of the currently detected miscompared bit and points to matrix b, which begins at 4x + 1 Bottom: matrix length*	echos the top input Middle: miscompare detected Bottom: state of miscompared bit in matrix a	Compares bit patterns in matrixes a and b, and reports miscompares
* If you use a 0x or 1x reference, it must be given as a multiple of 16 + 1 (1, 17, 33, etc.), and it implies the use of 16 discrete bits (1 16, 17 32, 33 48, etc.). ** K is an integer constant in the range 1 100					

^{**} K is an integer constant in the range 1 ... 10

A Bit Comparison Example



This example shows a bit comparison between two two-register matrixes. Matrix a comprises registers 44620 and 44621; matrix b comprises registers 44623 and 44624:

Matrix a					
00000000000000000					
1000000010000000					
Matrix b					
00000000000000000					
00000000000000000					

Matrix a is compared against matrix b bit by bit on every scan that contact

10001 transitions from OFF to ON until one miscompare is found.

In the first transition of contact 10001, the matrix bits are compared until bit 17, where the value in matrix a=1 and the value in matrix b=0. At this point, a value of 17 is posted in register 44622, the comparison stops, and coils 00143 and 00144 energize for one scan.

If contact 10002 is energized, the function will begin to compare at matrix position 1 in the next transition of 10001 and stop again when the value in register 44622 = 17. If contact 10002 is not energized, the function will begin to compare at matrix position 18 in the next transition of 10001 and stop when the value in register 44622 = 25.

Sensing and Manipulating Bits in a **Data Matrix**

Three instructions are provided to let you examine and manipulate the bit patterns in a data matrix:

- ☐ The bit-sense (SENS) instruction examines and reports the sense-1 or 0—of specific bits in the matrix
- ☐ The bit-modify (MBIT) instruction modifies the sense of a specific bit in a matrix-i.e., changes a 0 bit to 1 and clears a 1 bit to 0
- ☐ The bit-rotate (BROT) instruction shifts the bit pattern in a matrix to the left or right, forcing the exiting bit to either fall out of the matrix or wrap onto the other end of the register

One bit per scan may be sensed, modified, or rotated via these instructions. Each is a three-high nodal instruction.

Instruction	Structure	Inputs (I)	Nodes	Outputs	Function
	$\begin{array}{c c} & 0x, 1x, * \\ \hline 3x, \text{ or } 4x \end{array} - 0$	Top: ON initiates the bit rotation	Top: source matrix	(O) Top: echos the top input	Rotates or shifts the bit pattern in a matrix, shifting the bits one
Bit rotation	$\begin{array}{c c} & 0x^{**} \text{ or} \\ & 4x \end{array} - 0$	Middle: 0 = start left 1 = start right	Middle: destination matrix	Middle: sense of the bit rotating out of the matrix	position per scan
	BROT K***	Bottom: 0 = bit falls out of the register 1 = bit wraps to start of register	Bottom: matrix length*	the mathx	
Bit	$\begin{array}{c c} & 3x, 4x, \\ & \text{or } K_1^{****} \end{array} - O$	Top: ON reports the sense of the matrix bits	Top: pointer to the matrix	Top: echos the top input	Examines and reports the sense of specific bits—i.e., 1 or 0—in a
sensing	0 <i>x</i> ** or O	Middle: increments the pointer after a bit sense	Middle: address of first register in the matrix	Middle: copies the sensed bit	matrix; one bit per scan can be sensed
	SENS O	Bottom: resets the pointer to 1	Bottom: matrix length**	Bottom: pointer > matrix length	
	$\begin{array}{c c} & 3x, 4x, \\ & \text{or } K_1^{****} \end{array} - O$	Top: ON changes the sense of the matrix bits	Top: pointer to the matrix	Top: echos the top input	Changes the value of a bit in the matrix from 0 to 1 or from 1 to 0; one bit per scan
Bit modification	0 <i>x</i> ** or 4 <i>x</i> — 0	Middle: 0 = clear bit 1 = set bit	Middle: address of first register in the matrix	Middle: echos the middle input	can be modified
	- MBIT	Bottom: increments the pointer after bit modification	Bottom: matrix length**	Bottom: pointer > matrix length	

If you use a 0x or 1x reference, it must be given as a multiple of 16 + 1 (1, 17, 33, etc.), and it implies the use of 16 discrete bits (1 ... 16, 17 ... 32, 33 ... 48, etc.).

54

^{**} If 0x references are used as the destination, they cannot be programmed as coils, only as contacts referencing those coil numbers

^{***} K is an integer constant in the range 1 ... 100 K_1 is an integer constant in the range 1 ... 255



Warning MBIT and BROT will override any disabled coils in the matrix without enabling them. If a coil has been disabled for repair or maintenance, there is the potential for injury, since that coil's state can change as a result of bit manipulation.

Data Management Instructions 55

Chapter 8 The MSTR Instruction

- □ Overview
- □ MSTR Function Error Codes
- □ Read and Write MSTR Functions
- □ Get Local Statistics
- □ Clear Local Statistics
- □ Write Global Data
- □ Read Global Data
- □ Get Remote Statistics
- □ Clear Remote Statistics
- □ Read Peer Cop Communication Health
- Network Statistics

GM-A120-LDR The MSTR Instruction 57

Overview

The 984-145 Compact Controller supports Modbus Plus communications. A special instruction called MSTR is provided with this controller to allow it to initiate Modbus Plus message transactions via ladder logic. An MSTR instruction allows you to initiate one of eight possible operations:

MSTR Function	Code
Write data	1
Read data	2
Get local statistics	3
Clear local statistics	4
Write global database	5
Read global database	6
Get remote statistics	7
Clear remote statistics	8
Read peer cop health	9

Up to four MSTR instructions may be simultaneously active in a ladder logic program. More than four MSTRs may be programmed to be enabled by the logic scan—i.e., as one active MSTR releases the resources it has been using and becomes inactive, the next MSTR encountered by the logic scan may be activated.

MSTR is a three-high nodal instruction:

Instruction	Structure	Inputs (I)	Nodes	Outputs	Function
Modbus Plus master function	$\begin{vmatrix} 1 & - & 4x & - & 0 \\ 1 & - & 4x & - & 0 \\ \hline & MSTR & & - & 0 \end{vmatrix}$	Top: ON activates the selected MSTR function Middle: Terminates an activates MSTR operation	Top: First of nine registers in the MSTR control block Middle: The data area** Bottom: Maximum number of registers in the data area	Top: Selected function is active Middle: Operation has terminated unsuccessfully Bottom: Operation has been completed successfully	Initiates a Modbus Plus communica- tion function from ladder logic

* K is an integer constant in the range 1 ... 100

58

** For operations that provide the communications processor with data—e.g., write functions—the data area is the source of the data. For operations that acquire data from the communications processor—e.g., read functions—the data area is the destination of the data

The MSTR Instruction GM-A120-LDR PRE

MSTR Control Block (pointed to by the register in the top node)				
Register	Function			
4 <i>x</i>	Identifies one of the nine MSTR functions			
4x + 1	Displays the error status in hex format (see error codes on the next page)			
4x + 2	Displays the length (see descriptions of individual functions for specifics)			
4x + 3	Displays function-dependent information (see descriptions of individual functions for specifics)			
4x + 4	The Routing 1 register, which uses the bit value of the low byte to designate the address of the destination device: high byte low byte low byte low byte low byte with address of the destination device:			
4x + 5	The Routing 2 register			
4x + 6	The Routing 3 register			
4x + 7	The Routing 4 register			
4x + 8	The Routing 5 register			

GM-A120-LDR The MSTR Instruction 59

MSTR Function Error Codes

If an error occurs during the execution of an MSTR function, a hexadecimal error code is displayed in register 4x + 1 of the MSTR control block.

 \square m is the minor code

☐ ss is a subcode

The form of the code is *Mmss*, where:

Hex Error Code	Meaning	
1001	User-initiated abort	
2001	Invalid operation type	
2002	User parameter changed	
2003	Invalid length	
2004	Invalid offset	
2005	Invalid length + offset	
2006	Invalid slave device data area	
2007	Invalid slave device network area	
2008	Invalid slave device network routing	
2009	Route = your own address	
200A	Attempting to acquire more global data words than are available	
200B	Peer cop change on read/write global data	
200C	Bad pattern for change of address request	
200D	Bad address for change of address request	
	where ss = 01 = Slave device does not support the requested function ss = 02 = Nonexistent slave device registers requested ss = 03 = Invalid data value requested ss = 04 = Unassigned ss = 05 = Slave has accepted long-duration program command ss = 06 = Function cannot be performed now—a long-duration command is in effect ss = 07 255 = Unassigned	
4001	Inconsistent Modbus slave response	
5001	Inconsistent network response	
6mss	Routing failure where the <i>m</i> subfield is an index into the routing information, indicating where where an error has been detected. A value of 0 indicates the local node, a value of 2 indicates the second device on the route, etc.	
	And where \$S = 01 = No response received \$S = 02 = Program access denied \$S = 03 = Node offline and unable to communicate \$S = 04 = Exception response received \$S = 05 = Router node data path busy \$S = 06 = Slave device down \$S = 07 = Bad destination address \$S = 08 = Invalid node type in the routing path \$S = 10 = Slave has rejected the command \$S = 20 = Initiated transaction forgotten by the slave device \$S = 40 = Unexpected master output path received \$S = 80 = Unexpected response received	
0007	Slave has rejected long-duration program command	
F001	Selected option is not present	

60 The MSTR Instruction GM-A120-LDR PRE

Read and Write MSTR Functions

An MSTR write function transfers data from a master source device to a specified slave destination device on the Modbus Plus network.

An MSTR read function transfers data from a specified slave source device on the network to the master destination device.

Read and write functions use one data master transaction path and may be completed over multiple scans.

The nine registers in the top node of the MSTR instruction contain the following information when you implement a read/ write function.

Control Block Utilization		
Register	MSTR Function	Register Content
4 <i>x</i>	Operation type	1 = write, 2 = read
4x + 1	Error status	A hex value representing an MSTR error where relevant, as shown on previous page
4x + 2	Length	Write = # of registers to be sent to a slave Read = # of registers to be read from a slave
4x + 3	Slave device data area	Specifies first register in the slave to be read or written (1 = 40001, 49 = 40049, etc.)
4x + 4, + 5, +6, +7, +8	Routing 1, 2, 3, 4, 5, respectively	Specifies the first through the fifth routing path addresses, respectively. The last nonzero byte in the routing path is the destination device

IF Note If you attempt to program an MSTR instruction to read or write its own address, an error will be generated in the second register of the control block.

I Note It is possible to attempt a read/write operation with a nonexistent register in a slave device. The slave will detect this condition and report it as an error, but it may take multiple scans to detect

Note For a full discussion of Modbus Plus routing path structures, refer to Modbus Plus Planning and Installation Guide (GM-MBPL-001).

Get Local Statistics

The MSTR get local statistics function obtains operational information related to the local node-i.e., the controller where the MSTR instruction has been programmed.

This function does not require a data master transaction path, and it takes one scan to complete.

The first four registers in the MSTR control block are used with this function.

GM-A120-LDR The MSTR Instruction 61

Control Block Utilization		
Register	MSTR Function	Register Content
4 <i>x</i>	Operation type	3
4x + 1	Error status	A hex value representing an MSTR error where relevant
4x + 2	Length	Starting from an offset, the # of words of statistics from the local processor's statistics table. Must be $> 0 \le K$ as specified in the bottom node of the instruction
4x + 3	Offset	A value relative to the first available word in the local proces- sor's statistics table—if the offset = 1, the function obtains statistics starting with the second word of the table

Note The network statistics are given at the end of this chapter.

Clear Local Statistics

The MSTR clear local statistics function clears operational information related to the local node—i.e., the controller where the MSTR instruction has been programmed.

This function does not require a data master transaction path, and it takes one scan to complete.

The first two registers in the MSTR control block are used with this function.

Control Block Utilization			
Register	MSTR Function	Register Content	
4 <i>x</i>	Operation type	4	
4x + 1	Error status	A hex value representing an MSTR error where relevant	

Note The network statistics are given at the end of this chapter.

Write Global Data

The MSTR write global data function transfers data to the comm processor in the current node so that it can be sent over the network when the nodes gets the token. All nodes on the network can receive this data.

This function does not require a data master transaction path, and it takes one scan to complete.

The first three registers in the MSTR control block are used with this function.

62 The MSTR Instruction GM-A120-LDR PRE

Control Block Utilization		
Register	MSTR Function	Register Content
4 <i>x</i>	Operation type	5
4x + 1	Error status	A hex value representing an MSTR error where relevant
4x + 2	Length	Specifies the # of registers from the data area to be sent to the comm processor. Must be ≤ 32 and must not exceed K as specified in the bottom node of the instruction

Read Global Data

The MSTR read global data function gets data from the comm processor in any node node on the local network link that is providing global data.

This function does not require a data master transaction path, and it may take multiple scans to complete.

The first four registers in the MSTR control block are used with this function.

Control Block Utilization			
Register	MSTR Function	Register Content	
4 <i>x</i>	Operation type	6	
4x + 1	Error status	A hex value representing an MSTR error where relevant	
4x + 2	Length	Specifies the # of words of global data to be requested from the comm processor designated by the routing path 1 parameter. Must be $> 0 \le 32$ and must not exceed K as specified in the bottom node of the instruction	
4x + 3	Available words	Contains the # of words available from the requested node. automatically updated by the internal software.	

GM-A120-LDR The MSTR Instruction 63

Get Remote Statistics

The MSTR *get remote statistics* function obtains operational information related to remote nodes on the network.

This function does not require a data master transaction path, and it may take multiple scans to complete.

The nine registers in the MSTR control block are used as shown below for this function.

The remote comm processor always returns it complete statistics table when a request is made, even if the request is for less than the full table. The MSTR instruction then copies only the amount of words you have requested to the designated registers.

Control Block Utilization		
Register	MSTR Function	Register Content
4 <i>x</i>	Operation type	7
4x + 1	Error status	A hex value representing an MSTR error where relevant
4 <i>x</i> + 2	Length	Starting from an offset, the # of words of statistics from the remote node. Must be > 0 ≤ the total number of statistics available (54) and must not exceed the number of statistic words available
4x + 3	Offset	A value relative to the first available word in the statistics table—the value must not exceed the number of statistic words available
4 <i>x</i> + 4, + 5, + 6, + 7, + 8	Routing 1, 2, 3, 4, 5, respectively	Specifies the first through the fifth routing path addresses, respectively. The last nonzero byte in the routing path is the destination device

Clear Remote Statistics

The MSTR *clear remote statistics* function clears operational statistics related to a remote node from the data area of the local node.

This function uses one data master transaction path, and it may take multiple scans to complete.

Seven of the registers in the MSTR control block are used for this function:

Control Block Utilization			
Register	MSTR Function	Register Content	
4 <i>x</i>	Operation type	8	
4x + 1	Error status	A hex value representing an MSTR error where relevant	
4 <i>x</i> + 4, + 5, + 6, + 7, + 8	Routing 1, 2, 3, 4, 5, respectively	Specifies the first through the fifth routing path addresses, respectively. The last nonzero byte in the routing path is the destination device	

Note For a full discussion of Modbus Plus routing path structures, refer to *Modbus Plus Planning and Installation Guide* (GM-MBPL-001).

64 The MSTR Instruction GM-A120-LDR PRE

Read Peer Cop Communication Health

The MSTR read peer cop communication health function loads a specified subset of the peer cop communication health table into 4x registers in the controller's state RAM. This table comprises 12 words.

The first four registers in the MSTR control block are used with this function.

Control Block Utilization			
Register	MSTR Function	Register Content	
4 <i>x</i>	Operation type	9	
4x + 1	Error status	A hex value representing an MSTR error where relevant	
4x + 2	# of words requested	The range is 1 12	
4x + 3	Starting word index	The range is 0 11	

The Peer Cop Communication Health Table

The peer cop communication health table contains 12 words, word 0 ... word 11, as shown below.

Word	Type of Health Status	for Nodes
0	Global inputs	1 16
1	Global inputs	17 32
2	Global inputs	33 48
3	Global inputs	49 64
4	Specific outputs	1 16
5	Specific outputs	17 32
6	Specific outputs	33 48
7	Specific outputs	49 64
8	Specific inputs	1 16
9	Specific inputs	17 32
10	Specific inputs	33 48
11	Specific inputs	49 64

The most significant bit of word 0 gives the health of the global input communication expected from node 16. The least significant bit on word 0 gives the health of the global input communication expected from node 1. All words in the table use this format.

The associated health bit is 0 for every null peer cop entry. A health bit is set when the node accepts inputs for the associated peer copped input data group or when it hears that another node has accepted specific output data from the associated peer copped output data group at this node. A peer cop health bit is cleared when no communication has occurred for the associated data group within the configured peer cop health timeout period.

All health bits are cleared when a START PLC command is executed. The specific input and global input health words are not valid until at least one full token rotation cycle has completed. The peer cop health bits are always valid when this peer node is not in the normal token operation state.

During the first few scans that the specific output health bits are declared invalid, the controller sets all specific output health bits. Upon initial start-up of the controller, all nodes peer copped with specific outputs have their associated health bits set to 1, meaning

GM-A120-LDR The MSTR Instruction 65

healthy. This start-up condition enables you to create ladder logic that compares the health bits without having to create special conditions during start-up, which would be the case if the values of the health bits were unknown.

66 The MSTR Instruction GM-A120-LDR PRE

Network Statistics

You can acquire the following network statistics by using the appropriate MSTR function or by using Modbus function code 8.

To Note When you use a clear local statistics or clear remote statistics function, only words 13 ... 22 are cleared.

Modb	Modbus Plus Network Statistics				
Word	Byte	Meaning			
00		Node type I.D. :			
	0	Unknown node type			
	1	Standard programmable controller node			
	2	Bridge MUX			
	3	Host			
	4	Bridge Plus			
	5	Peer I/O			
01		Comm processor version (the first release was 1.00 and was displayed as 0100 hex)			
02		Network address for this station			
03		MAC state variable :			
	0	Power-up state			
	1	Monitor offline state			
	2	Duplicate offline state			
	3	Idle state			
	4	Use token state			
	5	Work response state			
	6	Pass token state			
	7	Solicit response state			
	8	Check pass state			
	9	Claim token state			
	10	Claim response state			
04		Peer status (LED code); provides the status of the unit relative to the network :			
	0	Monitor link operation			
	32	Normal link operation			
	64	Never getting token			
	96	Sole station			
	128	Duplicate station			
05		Token pass counter; increments each time the station gets the token			
06		Token rotation time in ms			
07	LO HI	Data master failed during token ownership bit map Program master failed during token ownership bit map			
08	LO HI	Data master token owner work bit map Program master token owner work bit map			
09	LO HI	Data slave token owner work bit map Program slave token owner work bit map			
10	LO HI	Data master/get master response transfer request bit map Data slave/get slave command transfer request bit map			
11	LO HI	Program master/get master response transfer request bit map Program slave/get slave command transfer request bit map			
12	LO HI	Program master connect status bit map Program slave automatic logout request bit map			

GM-A120-LDR The MSTR Instruction 67

Word	Byte	Meaning
13	LO HI	Pretransmit deferral error counter Receive buffer DMA overrun error counter
14	LO HI	Repeated command received counter No try counter (nonexistent station)
15	LO HI	Cable A framing error Cable B framing error
16	LO HI	UART error Bad packet-length error counter
17	LO HI	Bad link address error counter Transmit buffer DMA-underrun error counter
18	LO HI	Bad internal packet length error counter Bad MAC function code error counter
19	LO HI	Communication retry counter Communication failed error counter
20	LO HI	Good receive packet success counter No response received error counter
21	LO HI	Exception response received error counter Unexpected path error counter
22	LO HI	Unexpected response error counter Forgotten transaction error counter
23	LO HI	Active station table bit map, nodes 1 8 Active station table bit map, nodes 9 16
24	LO HI	Active station table bit map, nodes 17 24 Active station table bit map, nodes 25 32
25	LO HI	Active station table bit map, nodes 33 40 Active station table bit map, nodes 41 48
26	LO HI	Active station table bit map, nodes 49 56 Active station table bit map, nodes 57 64
27	LO HI	Token station table bit map, nodes 1 8 Token station table bit map, nodes 9 16
28	LO HI	Token station table bit map, nodes 17 24 Token station table bit map, nodes 25 32
29	LO HI	Token station table bit map, nodes 33 40 Token station table bit map, nodes 41 48
30	LO HI	Token station table bit map, nodes 49 56 Token station table bit map, nodes 57 64
31	LO HI	Global data present table bit map, nodes 1 8 Global data present table bit map, nodes 9 16
32	LO HI	Global data present table bit map, nodes 17 24 Global data present table bit map, nodes 25 32
33	LO HI	Global data present table bit map, nodes 33 40 Global data present table bit map, nodes 41 48
34	LO HI	Global data present table bit map, nodes 49 56 Global data present table bit map, nodes 57 64
35	LO HI	Receive buffer in use bit map, nodes 1 8 Receive buffer in use bit map, nodes 9 16
36	LO HI	Receive buffer in use bit map, nodes 17 24 Receive buffer in use bit map, nodes 25 32
37	LO HI	Receive buffer in use bit map, nodes 33 40 Station management command-processed initiation counter

The MSTR Instruction GM-A120-LDR PRE

Modbus Plus Network Statistics (concluded)				
Word	Byte	Meaning		
38	LO HI	Data master output path 1 command initiation counter Data master output path 2 command initiation counter		
39	LO HI	Data master output path 3 command initiation counter Data master output path 4 command initiation counter		
40	LO HI	Data master output path 5 command initiation counter Data master output path 6 command initiation counter		
41	LO HI	Data master output path 7 command initiation counter Data master output path 8 command initiation counter		
42	LO HI	Data slave input path 41 command processed counter Data slave input path 42 command processed counter		
43	LO HI	Data slave input path 43 command processed counter Data slave input path 44 command processed counter		
44	LO HI	Data slave input path 45 command processed counter Data slave input path 46 command processed counter		
45	LO HI	Data slave input path 47 command processed counter Data slave input path 48 command processed counter		
46	LO HI	Program master output path 81 command initiation counter Program master output path 82 command initiation counter		
47	LO HI	Program master output path 83 command initiation counter Program master output path 84 command initiation counter		
48	LO HI	Program master output path 85 command initiation counter Program master output path 86 command initiation counter		
49	LO HI	Program master output path 87 command initiation counter Program master output path 88 command initiation counter		
50	LO HI	Program slave input path C1 command processed counter Program slave input path C2 command processed counter		
51	LO HI	Program slave input path C3 command processed counter Program slave input path C4 command processed counter		
52	LO HI	Program slave input path C5 command processed counter Program slave input path C6 command processed counter		
53	LO HI	Program slave input path C7 command processed counter Program slave input path C8 command processed counter		

GM-A120-LDR The MSTR Instruction 69

Chapter 9 Other Standard Instructions

- □ Skipping Networks
- Checking the Controller's Health Status
- □ The Subroutine Instructions
- □ Sweep Instructions

GM-A120-LDR Other Standard Instructions 71

Skipping Networks

The SKP instruction allows you to skip a specified number of networks in a ladder logic program.

When it is powered, the SKP operation is performed on every scan. The remainder of the network in which the instruction appears counts as the first of the specified number of networks to be skipped; the CPU continues to skip networks until the total number of networks skipped equals the number specified in the instruction block or until a segment boundary is reached. A SKP operation cannot cross a segment boundary.

A SKP instruction can be activated only if you specify in the controller set-up editor that skips are allowed.



Warning If inputs and outputs that normally effect control are unintentionally skipped (or not skipped), the result can create hazardous conditions for personnel and application equipment.


SKP is a one-high nodal instruction.

Instruction	Structure	Inputs (I)	Nodes	Outputs	Function
Skip logic networks	SKP 3x, 4x, or K*	Top: ON activates the skip function	Top: Specifies the num- ber of logic net- works to be skipped	(O)	Bypasses networks of ladder logic in the program and does not solve skipped logic
*K is an integer constant in the range 1 255					

A Simple SKP Example

72

When contact 10001 is closed, the remainder of network 06 and all of network 07 are skipped. Power flow in the skipped networks is invalid. Coil 00001 is still controlled by contact 10003 because it is solved before the SKP.



Other Standard Instructions GM-A120-LDR PRE

Checking Compact Health Status

The Compact Controllers maintain a table in memory that contains vital system diagnostic information regarding the CPU, I/O, and communications. This table is 56 words long, and its contents are structured as follows:

Status Word	Content of Status Register
1 11	Controller status information
12 15	Health of A120 I/O modules
16 181	Not used
182 184	Global health and communications retry status

Each status word is 16 bits long, and the status information is conveyed by the sense of the bits in each word. The illustrations on the following pages show how the status information is presented in the status table.

The words in the status table can be accessed in ladder logic using the STAT instruction. The STAT block displays the bit patterns of the status words in a table of contiguous 4x registers, the values of which can then be seen in the panel software.

Note Although you are allowed to specify either a 0x or 4x regis-

ter in the top node, we recommend that you specify a 4x because of the excessive number of 0x registers that would be required to manage the status information.

The register you specify in the top node of the block is loaded with the current word 1 bit values, and as many registers as you specify in the bottom node will be loaded with bit values from the corresponding words in the status table.


For example, if you are interested only in accessing controller status information, you could specify a register address of, say, 40701 in the top node of the block and a value of 11 in the bottom node—the bit values of the first 11 words in the status table will be loaded into registers 40701 ... 40711, respectively.

If you want to load the whole status table, specify 184 in the bottom node of the instruction. If you are not using expanded I/O, you need only specify 40 in the bottom node to get all the relevant status information.

STAT is a two-high nodal instruction.

Instruction	Structure	Inputs (I)	Nodes	Outputs	Function
Check CPU/ I/O Status	0x or 4x - 0	Top: ON accesses the status table	Top: First word in the system status table Bottom: size of the status table	Top: operation completed	Gets status data from the status table in system memory and dis- plays it in user registers
*K is an integer		184			

The Compact Controller Status Table




Other Standard Instructions

74


GM-A120-LDR

The Compact Controller Status Table (continued)



The Compact Controller Status Table (concluded)

76



Other Standard Instructions GM-A120-LDR PRE

The Subroutine Instructions

Subroutine logic can be initiated by a program-based instruction (JSR) in the control logic. When a subroutine is initiated, the logic scan jumps to an instruction in the last segment called LAB. This instruction labels the beginning of that subroutine's logic. When the logic scan reaches an instruction in the sub-

routine called RET, it jumps out of that subroutine and returns to its previous position in the control logic.

Subroutine logic is always kept in the last segment of the ladder logic program. No other logic except the subroutine logic is stored there.


Instruction	Structure	Inputs (I)	Nodes	Outputs	Function
Jump to a subroutine	- 4x or	Top: ON enables the source subroutine	A constant or reg-	Top: echos the top input Bottom: ON if an error is detected	Causes the logic scan to jump to a specified subroutine in the last (unscheduled) seg- ment of user logic
Label the subroutine	LAB K*	Top: ON activates the specified subroutine	Top: A unique constant value that identifies the selected subroutine	Top: ON if an error is detected	Marks the starting point of the sub- routine in the user logic segment
Return to ladder logic	- RET 00001 0	Top: ON initiates the return out of the subfunction	Top: Always a con- stant value of 1	Top: ON if an error is detected	Returns the logic scan to the node immediately follow- ing the place where the subrou- tine was entered
*K is an integer constant in the range 1 255					

GM-A120-LDR Other Standard Instructions 77

Below is a conceptual illustration of how a subroutine is called from ladder logic. When the logic scan in segment 1 encounters an enabled JSR instruction, it jumps to the indicated subroutine in segment 2. Only the logic associated with the called subroutine is scanned in

segment 2—all other subroutine logic is ignored.

When the logic scan encounters a RET instruction in the subroutine logic, it jumps back to the node immediately following the JSR instruction in segment 1.



78 Other Standard Instructions GM-A120-LDR PRE

Sweep Instructions

Sweep functions allow you to scan logic at fixed intervals—they do not make the controller solve logic faster or terminate scans prematurely. Sweeps may be constant or predetermined over some fixed number of scans—i.e., single sweeps.

Constant sweep allows you to target your scan times from 10 ... 200 ms (in multiples of 10 ms). A target scan time is the time that elapses between the start of one scan and the start of the next. If a constant sweep is invoked with a time lapse smaller than the actual scan time, the sweep time is ignored and the system uses its normal scan rate.

The target scan time in a constant sweep encompasses logic solve time, I/O and Modbus port servicing, and system diagnostics. If you set a constant sweep target scan at 40 ms and the actual logic solve, port servicing, and diagnostics require only 30 ms, the controller will wait for 10 ms at the end of each scan before continuing to the next.

Single sweep functions allow your controller to execute a fixed number of scans—from 1 ... 15—and then to stop solving logic but continue servicing I/O. This function is useful for diagnostic work. It allows solved logic, moved data, and completed calculations to be examined for errors.



Warning Single sweeps should not be used to debug controls on machine tools, processes, or material handling systems once they have become active. Once the specified number of scans has been solved, all the outputs are frozen in their last state; since no logic solving takes place, the controller ignores all input information. This can result in unsafe, hazardous, and destructive operation of the tools or processes connected to the controller.

Consult your programming documentation for procedures to invoke sweep instructions.

GM-A120-LDR Other Standard Instructions 79

Chapter 10 Enhanced Instructions

- □ Block⇔Table Move Instructions
- □ The Checksum Instruction
- □ The Proportional-Integral-Derivative Instruction
- □ Extended Math Instructions

GM-A120-LDR Enhanced Instructions

81

Block⇔**Table Move Instructions**

Instruction	Structure	Inputs (I)	Nodes	Outputs	Function
	- 4x - 0	Top: ON initiates the move	Top: First register in the source block	Top. ON when operation is completed	Moves large quantities of 4x registers from a
Block-to-table move	1 - 4x - 0	Middle: ON freezes the pointer	Middle: pointer to the first register (4x + 1) in the destination table	Middle: Error detected— Move not possible	fixed source block to a destination in a table
	BLKT K*	Bottom: ON resets the pointer to 0	Bottom: size of the desti- nation table		
Table-to-block	4x - 0	Top: ON initiates the move Middle:	Top: First register in the source table Middle:	Top: ON when operation is completed Middle:	Moves a large number of contiguous registers in a table to a fixed- destination block
move	4x - 0	ON freezes the pointer	pointer to the first register (4x + 1) in the destination block	Error detected— Move not possible	destination block
	TBLK K*	Bottom: ON resets the pointer to 0	Bottom: size of the desti- nation block		
*K is an integer constant in the range 1 100					

The Checksum Instruction

The CKSM instruction is not offered as part of the standard instruction set for the 984-145 Controller. Instead, the

-145 contains MSTR, which is specific to the Modbus Plus functionality of that controller.

Instruction		Structure	Inputs (I)	Nodes	Outputs	Function
Checksum	1 -	4x - 0 4x - 0 CKSM K*	Top: ON calculates the source table cksm Middle: Used with bottom input to determine cksm type Bottom: Used with middle input to determine cksm type	the source table Middle: First of two registers containing the result and the implied register count Bottom:	ON when calculation is completed Middle: Error detected: register count = 0 or register count size of the source table	Performs straight check, binary addi- tion check, CRC-16 check, or LRC check, depending on state of the middle and bottom inputs (see table below)
*K is an integer of		nt in the range 1 sage	255			
CKSM Calcula	tion	Middle Input	Bottom Input			
Straight check		OFF	ON			
Binary addition		ON	ON			
CRC-16		ON	OFF			
LRC		OFF	OFF			

The Proportional-Integral-Derivative Instruction

Instruction	Structure	Inputs (I)	Nodes	Outputs	Function
Proportional- Integral- Deriviative	$\begin{vmatrix} 1 & - & 4x & - & 0 \\ 1 & - & 4x & - & 0 \\ 1 & - & PID2 & K* & - & 0 \end{vmatrix}$	Top: 0 = Manual Mode 1 = Auto Mode Middle: 0 = Tracking ON 1 = Tracking OFF Bottom: 0 = output increases as E** increases as E** increases as E**	Top: First of 21 registers in the source table Middle: First of 9 registers used by the block for calculations Bottom: constant representing the interval at which the calculation is performed in tenths of a second	Top: invalid parameter or loop active but not being solved Middle: PV ≥ low alarm limit*** Bottom: PV ≥ low alarm limit***	Implements an algorithm that performs the specified P, PI, or PID operation, as defined in registers $4x + 5$, $4x + 6$, $4x + 7$, and $4x + 8$ of the source table

^{*} K is an integer constant in the range 1 \dots 255 ** E is error expressed in raw analog units

^{***} PV is the process variable

Block		Source Table I	Register Value				
Function	4x + 5	4x + 5 4x + 6 4x + 7 4x + 8					
Р	non-zero	zero	zero	non-zero			
PI	non-zero	non-zero	zero	zero			
PI	non-zero	non-zero	non-zero	zero			


PID2 Source Table (Top Node)

1 IDZ Godice i	rable (10p 110de)
Register Number	Register Content
	Scaled PV : loaded by the block each time it is scanned; a linear scaling is done on register $4x + 13$ using the high and low ranges in $4x + 11$ and $4x + 12$:
4 <i>x</i>	scaled PV = $\frac{\text{reg } 4x + 13}{4095}$ x (reg $4x + 11 - \text{reg } 4x + 12$) + reg $4x + 12$
	Truncate the result at the decimal point and discard all digits to the right of the decimal point—do not round off the result.
4x + 1	SP : the set point specified in engineering units; its value must be $> 4x + 11 > 4x + 12$
4x + 2	M _V : loaded by the block every time the loop is solved; it is clamped to the range 0 4095, making the output compatible with an analog output; the manipulated variable register may be used for furhter CPU calculations such as cascaded loops
4x + 3	High alarm limit : load a value into this register to specify a high alarm for PV (at or above SP); enter the value in engineering units within the range specified in registers $4x + 11$ and $4x + 12$
4x + 4	Low alarm limit : load a value into this register to specify a low alarm for PV (at or below SP); enter the value in engineering units within the range specified in registers $4x + 11$ and $4x + 12$
4x + 5	Proportional band: load this register with the desired proportional constant in the range 5 500; the smaller the number, the larger the proportional contribution; a valid number is required in this register for PID2 to operate

Proportional-Integral-Derivative Instruction (continued)

PID2 Source T	able (Top Node)
Register Number	Register Content
4x + 6	Reset time constant: load this register to add integral action to the calculation; the value is an integer constant in the range 0000 9999, representing a range of 00.00 99.99 repetitions per minute—values <9999 or >0000 stop the PID2 calculation; the larger the number, the larger the integral contribution
4x + 7	Rate time constant: load this register to add derivative action to the calculation; the value is an integer constant in the range 0000 9999, representing a range of 00.00 99.99 repetitions per minute—values <9999 or >0000 stop the PID2 calculation; the larger the number, the larger the derivative contribution
4x + 8	$\textbf{Bias}: \ load this register to add a bias to the output—the value, which is added directly to M_v must be between 0000 4095$
4x + 9	High integral wind-up limit: load this register with the upper limit of the output value (between 0 4095) where the anti-reset wind-up takes place; if the specified value (normally 4095) is exceeded, the integral sum is no longer updated
4 <i>x</i> + 10	Low integral wind-up limit : load this register with the lower limit of the output value (between 0 4095) where the anti-reset wind-up takes place—the specified value is normally 0
4x + 11	High engineering range: load this register with the highest value for which the measurement device is spanned—e.g., if a resistance temperature device ranges from 0 500 degrees C, the high engineering range value is 500; the high range value must be specified as a positive integer between 0001 9999, corresponding to a raw analog input value of 4095
4x + 12	Low engineering range: load this register with the lowest value for which the measurement device is spanned; the low range value must be specified as a positive integer between 0001 9998, corresponding to a raw analog input value of 0—it must be less than the value specified in register 4x + 11
4x + 13	Raw analog measurement: the logic program loads this register with PV; the measurement must be scaled and linear in the range 0 4095
4 <i>x</i> + 14	Pointer to loop counter register : the value you load in this register points to the register that counts the number of loops solved in each scan; the value entered in the register is the reference number of the register where the loop count is kept—e.g., if register 41236 keeps the count, enter the value 1236 in register $4x + 14$ of the PID2 source table; the same value must be loaded to the $4x + 14$ register in the source table of every PID2 block in a logic program
4x + 15	Maximum number of loops/scan : if register $4x = 14$ contains a non-zero value, you may load a value into this register to specify the limit on the number of loops to be solved in a single scan
4 <i>x</i> + 16	Pointer to reset feedback input: the value you load in this register points to the holding register that contains the feedback value (F); integration calculations rely on the F value being connected to My—as the PID2 output varies from 0 4095, so should F vary from 0 4095; the value entered in the register is the feedback register reference number—e.g., if the feedback register is 42250, enter the value 2250 in register 4x + 16 of the PID2 source table
4x + 17	Output clamp high: the value entered in this register determines the upper limit of M _v (normally 4095)
4x + 18	Output clamp low: the value entered in this register determines the lower limit of M_{ν} (normally 0)
4 <i>x</i> + 19	RGL constant : the <i>rate gain limit</i> value entered in this register determines the effective degree of derivative filtering; the range for this value is from 2 30; the smaller the value, the more filtering takes place
4x + 20	Pointer to track input : the value entered in this register points to the holding register containing the track input (T) value; the T value is connected to the input of the integral lag whenever the auto bit and track bit are both TRUE; the value entered in this register is the track input register reference number—e.g., if the track input register is 40956, enter 0956 in register 4x + 20 in the PID2 source table

Proportional-Integral-Derivative Instruction (continued)



Proportional-Integral-Derivative Instruction (continued)

Register Number	Register Content					
4x + 1	Error (E) status					
	Bit Code	Meaning	Check This Register in the Source Table (Top Node)			
	0000	No errors, all validations OK				
	0001	Scaled SP above 9999	4x + 1			
	0002	High alarm above 9999	4x + 3			
	0003	Low alarm above 9999	4x + 4			
	0004	Proportional band below 5	4x + 5			
	0005	Proportional band above 500	4x + 5			
	0006	Reset above 99.99 repeats/min	4x + 6			
	0007	Rate above 99.99 min	4x + 7			
	0008	Bias above 4095	4x + 8			
	0009	High integral limit above 4095	4x + 9			
	0010	Low integral limit above 4095	4x + 10			
	0011	High engineering unit scale above 9999	4x + 11			
	0012	Low engineering unit scale above 9999	4x + 12			
	0013	High engineering unit scale below low engineering unit	4x + 11 and 4x + 12			
	0014	Scaled SP above high engineering unit	4x + 1 and 4x + 11			
	0015	Scaled SP below low engineering unit	4x + 1 and 4x + 11			
	0016	Loops/scan > 9999	(4x + 15 = 0)			
	0017	Reset feedback pointer out of range	4x + 16			
	0018	High output clamp above 4095	4x + 17			
	0019	Low output clamp above 4095	4x + 18			
	0020	Low output clamp above high output clamp	4x + 17 and 4x + 18			
	0021	RGL below 2	4x + 19			
	0022	RGL above 30	4x + 19			
	0023	Track F pointer out of range	4x + 20 and middle input ON			
	0024	Track F pointer is zero	4x + 20 and middle input ON			
	0025	Node locked out (short of scan time)	see note below			
	0026	Loop counter pointer is zero	4x + 14 and 4x + 15			
	0024	Loop counter pointer out of range	4x + 14 and 4x + 15			
	Note:	f lockout occurs often and all the parameters are valid, increa of loops/scan. Lockout may also occur if the counting regist	ase the maximum allowable			
4x + 2	is solved the elap	Loop timer register: stores the real-time clock reading on the system clock each time the loop is solved; the difference between the current clock value and the value stored in this register is the elapsed time; if elapsed time ≥ the solution interval (10 times the value given in the bottom node of the PID2 block), the loop should be solved in the current scan				
4x + 3 4x + 4 4x + 5	Reserve	d for internal use	Reserved for internal use			

Proportional-Integral-Derivative Instruction (concluded)

PID2 Calculation Block (Middle Node)			
Register Number	Register Content		
4x + 6	$P_v \times 8$ (filtered): stores the result of the filtered analog input (from source register $4x + 14$) multiplied by eight; this value is useful in derivative control operations		
4x + 7	Absolute value of E: contains the absolute value of SP - PV; bit 8 in register 4x + 1 of this block indicates the sign of E; the value in this register is updated after each loop solution		
4x + 8	Reserved for internal use		

Extended Math Instructions

Instruction	Structure	Inputs (I)	Nodes	Outputs	Function
Double precision (32 -bit) addition	$\begin{vmatrix} - & 4x & - & 0 \\ & 4x & - & 0 \end{vmatrix}$ $= \mathbf{EMTH}$	Top: ON initiates the double precision addition	Top: First of two contiguous registers containing operand 1—its value is in the range 0 99,999.99 Middle: First of six registers in the block described below Bottom: appropriate EMTH function code	Top: ON when calculation is completed Middle: an operand is invalid or out of range	Adds operand 1 (the value in the top node register block) and operand 2 (the value in the first two registers of the middle node block), then places the result in the fourth and fifth registers of the middle node block
		Middle Node	Block		
		Register Number	Register Conte	ent	
		4x and 4x + 1	the value of ope	erand 2, in the range	0 99,999,999
		4x + 2	a non-zero valu	e indicates that an o	verflow condition exists
		4x + 3 and 4x + 4	the result of the	double precision ad	ldition
		4x + 5	not used but mi	ust be configured	

Instruction	Structure	Inputs (I)	Nodes	Outputs	Function
Double precision (32-bit) subtraction	$\begin{vmatrix} - & 4x & - & 0 \\ & 4x & - & 0 \\ & & EMTH & - & 0 \end{vmatrix}$	Top: ON initiates the double precision subtraction	Top: First of two contiguous registers containing operand 1—its value is in the range on. 99,999,999 Middle: First of six registers in the block described below Bottom: appropriate EMTH function code	Top: Top: ON when calculation is completed Middle: operand = operand 1 2 Bottom: operand < operand 1 2	Subtracts operand 2 (the value in the first and second registers in the middle node block) from operand 1 (the value in the top node block), then places the result in the third and fourth registers of the middle node block
		Middle Node	Block		
		Register Number	Register Conten	t	
		4x and 4x + 1	the value of opera	and 2, in the range 0	. 99,999,999
		4x + 2 and 4x + 3	the result of the d	ouble precision subtra	action
		4x + 4			range condition exists
		4x + 5	not used but mus	t be configured	
Double precision multiplication	$ \begin{array}{c c} & 4x & -0 \\ \hline & 4x & -0 \\ \hline & EMTH \\ & 3 \end{array} $	Top: ON initiates the double precision multiplication	Top: First of two continuous registers containing operand 1, whose value is in the range 0 99,999,999 Middle: First of six registers in the block described below Bottom: appropriate EMTH function code	Top: ON when calculation is completed Middle: an operand is out of range	Multiplies operand 1 (the value in the top node register block) by operand 2 (the value in the first two registers of the middle node block), then places the result in the third, fourth, fifth, and sixth registers of the middle node block
		Middle Node	Block		
		Register Number	Register Conten	t	
		4x and 4x + 1	the value of oper	and 2, in the range 0	99,999,999
		4x + 2, 4x + 3, 4x + 4, and 4x + 5	the result of the	double precision multi	plication

Instruction	Structure	Inputs (I)	Nodes	Outputs	Function
Double precision division	$\begin{vmatrix} - & 4x & - & 0 \\ - & 4x & - & 0 \end{vmatrix}$	Top: ON initiates the double precision division	Top: First of two contiguous registers containing operand 1—its value is in the range 0 99,999,999	Top: ON when calculation is completed	Divides operand 1 (the value in the top node register block) by operand 2 (the first two registers in the middle node block), then places
	EMTH _ 0	Middle: ON = remainder is stored as a fraction	Middle: First of six regis- ters in the block described below	Middle: an operand is out of range	the result in the third and fourth reg- isters of the middle node block and the
		OFF = remainder is stored as a whole number	Bottom: appropriate EMTH function code	Bottom: operand 2 = 0	remainder in the fifth and sixth regis- ters of the middle node block
		Middle Node	Block		
		Register Number	Register Conte	nt	
		4x and 4x + 1	the value of oper	rand 2, in the range 0	99,999,999
		4x + 2 and 4x + 3	the result (quotie	ent) of the double pred	cision division
		4x + 4 and 4x + 5	the remainder of	the double precision	division
Square root	$\begin{vmatrix} -3x \text{ or } 4x \\ 4x \end{vmatrix} - 0$ $\begin{vmatrix} \text{EMTH} \\ 5 \end{vmatrix}$	<i>Top:</i> ON initiates the √ operation	Top: First of two registers containing a source value in the range 0 99,999,999 Middle: First of two registers where the result is stored in	Top: ON when calculation is completed Middle: source value is out of range	Calculates the square root of the source value in the top node registers and stores the result in the middle node registers
			the fixed-decimal format: 1234.5600		
			Bottom: appropriate EMTH function code		
Process square root	$\begin{array}{c c} 1 & - & 3x \text{ or } 4x \\ \hline & 4x & - & 0 \end{array}$	Top: ON initiates the √ operation	Top: First of two registers containing a source value in the range 0 99,999,999	Top: ON when calcula- tion is completed	Calculates the square root of the source value in the top node registers, linearizes it by multi- plying it by 63.9922
	EMTH 6		Middle: First of two registers where the linearized result is stored	Middle: source value is out of range	(the square root of 4095), then stores the linearized result in the middle node registers Process square
			Bottom: appropriate EMTH function code		roots are often used in PID2 operations

Instruction	Structure	Inputs (I)	Nodes	Outputs	Function
Logarithm	$\begin{array}{c c} - & 3x \text{ or } 4x \\ \hline & 4x \\ \hline & & - & 0 \\ \hline & & \\ \hline \end{array}$	Top: ON initiates a logarithmic operation	Top: First of two contiguous registers containing a source value in the range 0 99,999,999 Middle: A holding register where the result is stored Bottom: appropriate EMTH function code	Top: ON when calculation is completed Middle: an error has been detected or a value is out of range	Performs a base 10 logarithmic opera- tion on the value in the source registers in the top node, then stores the result in the middle- node register
Antilogarithm	$ \begin{array}{c c} & - & 3x \text{ or } 4x \\ \hline & 4x \\ \hline & EMTH \\ & 8 \end{array} $	Top: ON initiates a logarithmic operation	Top: A single register that contains a source value stored in the fixed decimal format 1.234 and in the range 0 7.999 Middle: First of two contiguous registers where the result is stored Bottom: appropriate EMTH function code	Top: ON when calculation is completed Middle: an error has been detected or a value is out of range	Performs a base 10 antilogarithmic operation on the value in the source register and stores the result in the middlenode registers in the fixed-decimal format: 12345678
Integer-to- floating point conversion	4x O	Top: ON initiates the conversion	Top: First of two contiguous registers containing a double-precision integer source value Middle: First in a block of four contiguous holding registers Bottom: appropriate EMTH function code	Top: ON when calcula- tion is completed	Converts a double- precision integer value into a 32-bit floating point value and stores the result in the third and fourth registers of the middle-node block The first two regis- ters in the block are not used*
		integer value	vant to preserve regis in the first and second a top-node register blo	registers of the middl	e-node block and
Integer + floating point addition	4x O	Top: ON initiates the addition	Top: First of two contiguous registers containing a double-precision integer value Middle: First in a block of four contiguous holding registers Bottom:	Top: ON when calcula- tion is completed	Adds the double- precision integer val- ue in the top- node register block and the FP value in the first two registers in the middle-node block then stores the result in the third and fourth registers of the middle-node block
			appropriate EMTH function code		

Instruction	Structure	Inputs (I)	Nodes	Outputs	Function
Integer - floating point subtraction	3x or 4x — O 4x EMTH 11	Top: ON initiates the subtraction	Top: First of two contiguous registers containing a double-precision integer value Middle: First in a block of four contiguous holding registers Bottom: appropriate EMTH function code	Top: ON when calculation is completed	Subtracts the FP value in the first two registers of the middle-node block from the integer value in the top-node register block then stores the result in the third and fourth registers of the middle-node block
Integer x floating point multiplication	3x or 4x - 0 4x EMTH 12	Top: ON initiates the multiplication	Top: First of two contiguous registers containing a double-precision integer value Middle: First in a block of four contiguous registers Bottom: appropriate EMTH function code	Top: ON when calcula- tion is completed	Multiplies the double-precision integer value in the top-node register block by the FP value in the first two registers of the middle-node block, then stores the product in the third and fourth registers of the middle-node block
Integer/floating point division	4x — 4x — 0 4x EMTH 13	Top: ON initiates the division	Top: First of two contiguous registers containing a double-precision integer value Middle: First in a block of four contiguous holding registers Bottom: appropriate EMTH function code	Top: ON when calcula- tion is completed	Divides the double- precision integer val- ue in the top-node register block by the FP value in the first two registers of the middle-node block, then stores the quotient in the third and fourth registers of the middle-node block
floating point - integer subtraction	4x - 0 4x EMTH 14	Top: ON initiates the subtraction	Top: First of two contiguous registers containing a floating point value Middle: First in a block of four contiguous holding registers Bottom: appropriate EMTH function code	Top: ON when calcula- tion is completed	Subtracts the dou- ble-precision integer value in the first two registers of the middle-node block from the FP value in the top-node register block, then stores the result in the third and fourth registers of the middle-node block

Instruction	Structure	Inputs (I)	Nod	es	Outputs		Function
floating point/ integer division	$\begin{array}{c c} I & - & 3x \text{ or } 4x \\ \hline & 4x \\ \hline & \textbf{EMTH} \\ & 15 \end{array}$	Top: ON initiates the division	tiguot conta floatir value Middl First i four c holdir Botton appro	e: n a block of contiguous ng registers	(O) Top: ON when cition is comp		Divides the double- precision integer val- ue in the first two registers of the middle-node block by the FP value in the top-node register block, then stores the quotient in the third and fourth reg- isters of the middle- node block
Integer-floating point comparison	$ \begin{array}{c c} & 3x \text{ or } 4x \\ \hline & 4x \\ \hline & EMTH \\ & 16 \end{array} $	Top: ON initiates the comparison	tiguot conta ble-pi ger vi Middl First i four c holdin Botton appro	e: n a block of contiguous ng registers	Top: ON when cation is comp Middle: used with the bottom outper indicate the relationship Bottom: used with the middle outper indicate the relationship	oleted ne out to value ne ut to value value	Compares the double-precision integer value with the floating point value (in the first two registers of the middle-node block), then indicates the relationship via the middle and bottom outputs (see table below) The third and fourth registers in the middle-node block are not used but must be configured
		EMTH 16 Ou	ıtputs)			
		Middle Output	State	Bottom Ou	•		Relationship
		ON		OF	F		l > FP
		OFF		ON		- 1	< FP
		ON		ON		1	= FP
floating point- to-integer conversion	4x - 0 4x EMTH 17	Top: ON initiates the conversion	tiguou conta ble-pr ger <i>Middle</i> First i four c	n a block of ontiguous g registers	Top: ON when contion is comp		Converts the FP value stored in the third and fourth registers of the middle-node block into a double-precision integer value and stores the converted value in the top-node registers The first and second
				<i>n:</i> priate EMTH on code	Bottom: 0 = + intege 1 = - intege		registers in the middle node are not used but must be configured*
		integer valu	e in the	o preserve req first and seco node register	nd registers of	of the mid	the double-precision ddle-node block and instruction.

Instruction	Structure	Inputs (I)	Nodes	Outputs	Function
floating point addition	4x - 0 4x EMTH 18	Top: ON initiates the subtraction	Top: First of two contiguous registers containing FP value 1 Middle: First in a block of four contiguous holding registers Bottom: appropriate EMTH function code	Top: ON when calculation is completed	Adds FP value 1 (in the top-node register block) and FP value 2 (from the first two registers of the middle-node block), then stores the sum in the third and fourth registers of the middle-node block
floating point subtraction	4x - 0 4x EMTH 19	Top: ON initiates the multiplication	Top: First of two contiguous registers containing FP value 1 Middle: First in a block of four contiguous holding registers Bottom: appropriate EMTH function code	Top: ON when calcula- tion is completed	Subtracts FP value 2 (stored in the first and second registers of the middle-node block) from FP value 1 (in the top-node register block), then stores the difference in the third and fourth registers of the middle-node block
floating point multiplication	4x - 0 4x EMTH 20	Top: ON initiates the division	Top: First of two contiguous registers containing FP value 1 Middle: First in a block of four contiguous holding registers Bottom: appropriate EMTH function code	Top: ON when calculation is completed	Multiplies FP value 1 (in the top-node reg- ister block) by FP value 2 (stored in the first and second reg- isters of the middle- node block), then stores the product in the third and fourth registers of the middle-node block
floating point division	4x - 0 4x EMTH 21	Top: ON initiates the subtraction	Top: First of two contiguous registers containing FP value 1 Middle: First in a block of four contiguous holding registers Bottom: appropriate EMTH function code	Top: ON when calculation is completed	Divides FP value 1 (in the top-node reg- ister block) by FP value 2 (stored in the first and second reg- isters of the middle- node block), then stores the quotient in the third and fourth registers of the middle-node block

Instruction	Structure	Inputs (I)	Nod	les	Outputs		Function
floating point comparison	$\begin{vmatrix} - & 4x & - & 0 \\ 4x & - & 0 \\ \hline & & & & \\ \hline & & & & \\ \hline & & & & \\ \hline & & & &$	Top: ON initiates the comparison	tiguo conta value Midd First four of holdi Botto appro	<i>le:</i> in a block of contiguous ng registers	Top: ON when come is composed with the bottom outgindicate the relationship bottom: used with the middle outgindicate the relationship indicate the relationship	olete ne out to value ne out to value value value	Compares FP value 1 (in the top-node register block) and FP value 2 (in the first two registers of the middle-node block), then indi- cates the relation- ship via the middle and bottom outputs (see table below) The third and fourth registers in the middle node block are not used but must be configured
		EMTH 22 Ou	tputs	3			
		Middle Output	State	Bottom Ou	put State	Value	Relationship
		ON		OF	F	FP val	ue 1 > FP value 2
		OFF		ON		FP val	ue 1 < FP value 2
		ON		ON		FP val	ue 1 = FP value 2
floating point square root	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	<i>Top:</i> ON initiates the √ operation	tigud conti- value Midd First four holdi Botto appr	of two con- us registers aining an FP e i/e: in a block of contiguous ng registers	Top: ON when c tion is comp		Performs a square root operation on the FP value in the top-node block and stores the result in the third and fourth registers of the middle-node block. The first and second registers in the middle-node block are not used but must be configured*
		* Note If you w integer value in not configure a	the fire	st and second	registers of t	he middle	e double-precision e-node block and struction.
floating point sign change	4x — 0 4x EMTH 24	Top: ON initiates the sign change operation	ters FP v Midd First four holdi Botto appr	of two regis- containing an alue lle: in a block of contiguous ng registers	Top: ON when o tion is comp		Changes the sign of the FP value in the top-node register block and stores the result in the third and fourth registers of the middle-node block. The first and second registers of the middle-node block are not used
floating point π loading	4x — 0 — 0 — 4x — EMTH 25	Top: ON loads π into the middle- register block	ters v FP val loade Botto appro	le: of four regis- where the alue of pi is ed	<i>Top:</i> ON when Ic is complete		Loads the FP value of pi into the third and fourth registers of the middle-node block; the first and second registers of the middle-node block are not used

Instruction	Structure	Inputs (I)	Nodes	Outputs	Function
floating point sine of an angle	4x - 0 4x EMTH 26	Top: ON initiates the calculation	Top: First of two contiguous registers containing the FP value of an angle in radians; the magnitude is < 65536.0 Middle: First in a block of four contiguous holding registers Bottom: appropriate EMTH function code	Top: ON when calculation is completed	Calculates in radials the sine of the floating point value in the top-node registers and stores the result in the third and fourth registers of the middle-node block. The first and second registers of the middle-node block are not used but must be configured.*
		integer value in th	nt to preserve register ne first and second re pp-node register block	gisters of the middle	node block and
floating point cosine of an angle	4x — 4x — 0 4x EMTH 27	Top: ON initiates the calculation	Top: First of two contiguous registers containing the FP value of an angle in radians; the magnitude is < 65536.0 Middle: First in a block of four contiguous holding registers Bottom: appropriate EMTH function code	Top: ON when calculation is completed	Calculates in radians the cosine of the floating point value in the top-node registers and stores the result in the third and fourth registers of the middle-node block. The first and second registers of the middle-node block are not used but must be configured.*
		integer value in th	nt to preserve register ne first and second re op-node register block	gisters of the middle	node block and
floating point tangent of an angle	4x - 0 4x EMTH 28	Top: ON initiates the calculation	Top: First of two contiguous registers containing the FP value of an angle in radians; the magnitude is < 65536.0 Middle: First in a block of four contiguous holding registers Bottom: appropriate EMTH function code	Top: ON when calculation is completed	Calculates in radians the tangent of the floating point value in the top-node registers and stores the result in the third and fourth registers of the middle-node block. The first and second registers of the middle-node block are not used but must be configured.*
		integer value in th	nt to preserve register ne first and second re op-node register block	gisters of the middle	node block and

Instruction	Structure	Inputs (I)	Nodes	Outputs	Function
floating point arcsine of an angle	4x — 0 4x EMTH 29	Top: ON initiates the calculation	Top: First of two registers containing the FP value of the sine of an angle between $-\pi/2$. To $/2$ radians; the value must be in the range $-1.0 \dots +1.0$ Middle: First in a block of four contiguous holding registers Bottom: appropriate EMTH function code	Top: ON when calculation is completed	Calculates in radians the arcsine of the floating point value in the top-node registers and stores the result in the third and fourth registers of the middle-node block; The first and second registers of the middle-node block are not used but must be configured.*
		integer value in	ant to preserve register the first and second re top-node register bloc	egisters of the middle	node block and
floating point arc cosine of an angle	4x O	Top: ON initiates the calculation	Top: First of two registers containing the FP value of the cosine of an angle between 0 Tradians; in the range of -1.0 +1.0 Middle: First in a block of four contiguous holding registers Bottom: appropriate EMTH function code	Top: ON when calculation is completed	Calculates in radians the arc cosine of the floating point value in the top-node registers and stores the result in the third and fourth registers of the middle-node block. The first and second registers in the middle-node block are not used but must be configured*
		integer value in	nt to preserve register the first and second re op-node register block	gisters of the middle-	node block and
floating point arctangent of an angle	4x — 0 — 4x — 0 — 4x — EMTH 31	Top: ON initiates the calculation	Top: First of two contiguous registers containing the FP value of the tangent of an angle between -Tu/2 Tu/2 radians Middle: First in a block of four contiguous holding registers Bottom: appropriate EMTH function code	Top: ON when calcula- tion is completed	Calculates in radians the arctangent of the floating point value in the top-node registers and stores the result in the third and fourth registers of the middle-node block. The first and second registers of the middle-node block are not used but must be configured.*
		integer value in	ant to preserve register the first and second re top-node register block	egisters of the middle	node block and

Instruction	Structure	Inputs (I)	Nodes	Outputs	Function
floating point radian-to- degree conversion	4x — 4x — 0	Top: ON initiates the conversion	Top: First of two contig- uous registers containing the FP value of an angle in radians Middle: First in a block of four contiguous holding registers Bottom: appropriate EMTH	Top: ON when conversion is completed	Converts the FP value in the top-node registers to an FP representation of that value in radians, and stores the conversion in the third and fourth registers of the middle-node block. The first and second registers of the middle-node block are not used but must
		* Note If you war	function code	s. vou may store the	be configured.*
		integer value in th	ne first and second re	gisters of the middle	node block and
floating point degree-to- radian conversion	4x O	Top: ON initiates the conversion	Top: First of two contiguous registers containing the FP value of an angle in degrees Middle: First in a block of four contiguous	Top: ON when conversion is completed	Converts the FP value in the top-node registers to an FP representation of that value in degrees, and stores the converted value in the third and fourth registers of the middle-node block.
	33		holding registers Bottom: appropriate EMTH function code		The first and second registers of the middle-node block are not used but must be configured.*
		integer value in th	nt to preserve register ne first and second re op-node register block	gisters of the middle	node block and
floating point number raised to an integer	1 - 4x - 0	Top: ON initiates the calculation	Top: First of two registers containing an FP value Middle:	Top: ON when calcula- tion is completed	Raises the FP value in the top-node registers to the integer power specified in the second register of the middle-node block.
power	4 <i>x</i> EMTH 34		First in a block of four contiguous holding registers Bottom: appropriate EMTH		and stores the result in the third and fourth registers of the middle-node block; the first register in the middle node must be
		_	function code	_	set to zero
floating point exponential	4x 0	Top: ON initiates the calculation	Top: First of two contiguous registers containing an FP value in the range -87.34 +88.72	Top: ON when calcula- tion is completed	Calculates the expo- nential value of the FP number in the top-node registers and stores the result in the third and fourth registers of the
	EMTH 35		Middle: First in a block of four contiguous holding registers		middle-node block. The first and second registers of the
	35		Bottom: appropriate EMTH function code		registers of the middle-node block are not used but must be configured.*
		integer value in th	nt to preserve register ne first and second re op-node register block	gisters of the middle	node block and

Instruction	Structure	Inputs (I)	Nodes	Outputs	Function
floating point natural logarithm	4x — 4x — 0 4x EMTH 36	Top: ON initiates the calculation * Note If you war	Top: First of two contiguous registers containing an FP value > 0 Middle: First in a block of four contiguous holding registers Bottom: appropriate EMTH function code	Top: ON when calculation is completed	Calculates the natural logarithm of the FP value in the topnode registers and stores the result in the third and fourth registers of the middle-node block The first and second registers of the middle-node block are not used but must be configured.*
floating point common logarithm	4x O	integer value in t	he first and second re	is, you may such the gigisters of the middle k in the EMTH 36 instance. Top: ON when calculation is completed	-node block and
	37	integer value in t	he first and second re	rs, you may store the egisters of the middle k in the EMTH 37 ins	middle-node block are not used but must be configured.* double-precision -node block and
Error report log	4x - 0 EMTH 38	Top: ON initiates the calculation	Top: Not used Middle: First of four registers that contain the error log data (see below) Bottom: appropriate EMTH function code	Top: ON when calculation is completed Middle: 1 = nonzeros in the register 0 = all bits set to zero	Error data are logged in the third register of the middle-node block, and the fourth register is always set to zero The first and second registers in the middle-node block are not used, but must be configured.
	Register 4x + 2 i	n the Middle N	lode of EMTH 3	38	
	1 2 3 4 Function code of	5 6 7	8 9 10 111	or Exponer	FP underflow FP overflow alid FP value operation tital function oo large